Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
rrlagic
Explorer
View all badges
Community Forums
:
About rrlagic
Latest posts by rrlagic
Subject
Views
Posted
Re: Programming file trouble for PCIe example proj...
PCIe and CPM
574
04-16-2019
06:17 AM
Programming file trouble for PCIe example project ...
PCIe and CPM
1177
04-15-2019
04:32 AM
Re: Debugging PCIe with Vivado
Vivado Debug and Power Estimation Tools
2167
04-15-2019
02:38 AM
Re: Debugging PCIe with Vivado
Vivado Debug and Power Estimation Tools
2185
04-12-2019
05:38 AM
Re: Debugging PCIe with Vivado
Vivado Debug and Power Estimation Tools
2225
04-11-2019
06:06 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Programming file trouble for PCIe example proj...
PCIe and CPM
574
04-16-2019
06:17 AM
Re: Debugging PCIe with Vivado
Vivado Debug and Power Estimation Tools
2167
04-15-2019
02:38 AM
Re: MIG's thoughtput estimation
Memory Interfaces and NoC
16366
11-26-2015
08:34 PM
Re: Unexpected behaviour of MIG's data FIFO
Memory Interfaces and NoC
13645
11-18-2015
09:12 PM
Re: Incorrect trn_rbar_hit_n output upon reset in ...
PCIe and CPM
15403
05-12-2015
01:30 AM
View All ≫
Community Statistics
Posts
120
Solutions
7
Kudos given
50
Kudos received
0
Member Since
06-15-2010
Contact Me
Online Status
Offline
Date Last Visited
09-28-2020
02:27 AM
Kudos given to
Member
Kudos
markcurry
1
avrumw
14
hgleamon1
1
mcgett
1
gszakacs
13
View All ≫
Latest Tags
PCIE
spartan6
mig
clock mux
Completion buffer space
config space
COREgen
Data Error
ddr
ddr2
Differential
differential io
DMA
FIFO
FIR
MIG flow
modelsim
MSI
RAM
XAPP859
View All ≫
