Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
kangsungsik
Explorer
View all badges
Community Forums
:
About kangsungsik
Latest posts by kangsungsik
Subject
Views
Posted
[High Speed SelectIO Wizard] Question about bitsli...
Versal and UltraScale Architecture™
514
09-22-2020
05:27 PM
LVDS adc interfacing with ultrascale.
Versal and UltraScale Architecture™
619
08-03-2020
12:49 AM
[DRC PDRC-186] Error with generating bit-file usin...
Versal and UltraScale Architecture™
614
07-30-2020
06:51 PM
Re: [High speed selectio wizard] Simulation issue
Versal and UltraScale Architecture™
489
07-20-2020
12:13 AM
[High speed selectio wizard] Simulation issue
Versal and UltraScale Architecture™
545
07-16-2020
02:41 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Problem with selecting the version of FPGA dev...
Versal and UltraScale Architecture™
616
03-10-2020
01:46 AM
View All ≫
Community Statistics
Posts
106
Solutions
1
Kudos given
62
Kudos received
17
Member Since
11-20-2018
Contact Me
Online Status
Offline
Date Last Visited
04-16-2021
01:24 AM
Kudos from
Member
Kudos
karnanl
11
kimjaewon
4
drjohnsmith
2
View All ≫
Kudos given to
Member
Kudos
pthakare
11
rshekhaw
2
yangc
1
tedbooth
1
archangel-light
works
1
View All ≫
Latest Tags
bitslip
BRAM controller
high speed selectIO wiz…
View All ≫
