Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
josephsamson
Explorer
View all badges
Community Forums
:
About josephsamson
Latest posts by josephsamson
Subject
Views
Posted
Re: Restart Zynq From Watchdog
ACAP and SoC Boot and Configuration
278
02-23-2021
05:36 AM
Re: Board with 6 SPI lines or bit bang I/Os
Processor System Design and AXI
197
02-18-2021
04:32 AM
Re: What is a general name for FPGA design?
Other FPGA Architecture
483
02-05-2021
07:34 AM
Re: SDK banned from Vivado 2019.2 ???
Embedded Development Tools
722
02-03-2021
08:41 AM
Re: Master SPI Config Runs Forever With Blank Flas...
FPGA Configuration
283
12-01-2020
06:05 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Connecting Ethernet block to PHY on Zedboard
Ethernet
687
08-25-2020
01:37 PM
Re: Restart Zynq From Watchdog
ACAP and SoC Boot and Configuration
991
05-21-2020
02:50 PM
Re: Interrupts Not Assigned in xparameters.h
Processor System Design and AXI
872
12-19-2019
05:13 AM
Re: DMA vs VDMA?
Video and Audio
704
12-09-2019
05:54 AM
Re: Can use a DDR3 as FIFO?
Memory Interfaces and NoC
1047
01-21-2019
06:03 AM
View All ≫
Community Statistics
Posts
240
Solutions
30
Kudos given
10
Kudos received
47
Member Since
10-05-2010
Contact Me
Online Status
Offline
Date Last Visited
02-23-2021
08:57 AM
Kudos from
Member
Kudos
dylancob
1
joancab
2
maps-mpls
2
Muneeswaran
1
studentchristia
n
2
View All ≫
Kudos given to
Member
Kudos
markg@prosensin
g.com
1
shengjie
1
savula
1
denist
1
industrialistic
1
View All ≫
Latest Tags
ZYNQ
VDMA
AXI
DMA
FIFO
2019.2
axi stream
axi video stream
BRESP
chipscope
constraints
FIR filter
gmii_to_rgmii
GPIO
HSIZE
I2C
iic
ILA
ip repository
IRQ
LVDS
LVDS_25
MARK_DEBUG
microblaze
mig
MIG Artix-7
modport
modport systemverilog
pinout
PL
View All ≫