Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
mt-user-2019
Adventurer
View all badges
Community Forums
:
About mt-user-2019
Latest posts by mt-user-2019
Subject
Views
Posted
Re: Custom IP block IO ports not showing in Vivado
Design Entry
179
06-24-2021
09:02 AM
Re: R5 <-> PL Fast exchange for small packet of da...
Processor System Design and AXI
1225
12-11-2020
07:24 AM
Re: R5 <-> PL Fast exchange for small packet of da...
Processor System Design and AXI
1227
12-11-2020
07:16 AM
Re: R5 <-> PL Fast exchange for small packet of da...
Processor System Design and AXI
1270
12-10-2020
11:31 PM
RPU <-> BRAM using ZDMA | coherency parameters
Processor System Design and AXI
334
12-07-2020
06:14 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: zynq ultrascale PL Fabric clocks does not chan...
Processor System Design and AXI
717
06-28-2020
11:35 PM
Re: R5 <-> PL Fast exchange for small packet of da...
Processor System Design and AXI
2830
04-18-2020
07:15 AM
Re: zynq ultrasclae Interrupt PL -> RPU
Processor System Design and AXI
915
04-17-2020
12:36 AM
View All ≫
Community Statistics
Posts
55
Solutions
3
Kudos given
7
Kudos received
2
Member Since
07-29-2019
Contact Me
Online Status
Offline
Date Last Visited
06-24-2021
12:25 PM
Kudos from
Member
Kudos
Teshwinig
1
yuko.2828
1
View All ≫
Kudos given to
Member
Kudos
rpmiller
1
thomasrielacin
1
poelslager
1
arashr
1
calibra
2
View All ≫
Latest Tags
data transfert
PL
R5
small amount
View All ≫
