Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
lmaxeniro
Adventurer
View all badges
Community Forums
:
About lmaxeniro
Latest posts by lmaxeniro
Subject
Views
Posted
Re: vitis_analyzer can not open the timeline repor...
Vitis Acceleration, SDAccel, SDSoC
45
11-30-2020
05:55 PM
Re: vitis_analyzer can not open the timeline repor...
Vitis Acceleration, SDAccel, SDSoC
103
11-30-2020
04:07 AM
vitis_analyzer can not open the timeline report?
Vitis Acceleration, SDAccel, SDSoC
131
11-30-2020
01:35 AM
Re: Can I pass FPGA platform as C++ object to a th...
Vitis Acceleration, SDAccel, SDSoC
121
11-19-2020
10:57 PM
Re: Can I pass FPGA platform as C++ object to a th...
Vitis Acceleration, SDAccel, SDSoC
171
11-18-2020
06:14 PM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: How to get HW clock cycle by using HLS (C/C++ ...
High-Level Synthesis (HLS)
237
11-05-2020
12:33 AM
Re: Vitis IDE GUI display font too small
Vitis Acceleration, SDAccel, SDSoC
346
04-10-2020
02:54 AM
View All ≫
Community Statistics
Posts
55
Solutions
2
Kudos given
2
Kudos received
2
Member Since
09-09-2019
Contact Me
Online Status
Offline
Date Last Visited
11-30-2020
09:16 PM
Kudos from
Member
Kudos
anatoli
1
emeryw
1
View All ≫
Kudos given to
Member
Kudos
nithink
1
graces
1
View All ≫
Latest Tags
attach
Profiling
profiling timing VITIS
RTL packaging
Vitis
vitis multi-thread
vitis_hls
Vivado
View All ≫
