All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
gerard.plfo
Visitor
View all badges
Community Forums
:
About gerard.plfo
Latest posts by gerard.plfo
Subject
Views
Posted
AXI Stream FIFO Packet vs Data mode
Processor System Design and AXI
191
04-15-2020
08:42 AM
Re: Vitis Hello World on Red Pitaya, EndlessLoop0
Vitis Acceleration, SDAccel, SDSoC
129
03-21-2020
10:40 AM
Zynq bare-metal: AXI DMA Interrupt issue
Processor System Design and AXI
218
03-21-2020
10:39 AM
Vitis Hello World on Red Pitaya, EndlessLoop0
Vitis Acceleration, SDAccel, SDSoC
249
02-29-2020
03:29 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Vitis Hello World on Red Pitaya, EndlessLoop0
Vitis Acceleration, SDAccel, SDSoC
129
03-21-2020
10:40 AM
View All ≫
Community Statistics
Posts
4
Solutions
1
Kudos given
0
Kudos received
0
Member Since
11-15-2019
Contact Me
Online Status
Offline
Date Last Visited
04-15-2020
12:03 PM
Latest Tags
FIFO
AXI
AXI DMA
axi-stream fifo
axidma
axis
bare metal
bare-metal
baremetal
Data Mode
DMA
fifo generator
interrupt
Packet Mode
s2mm
ZYNQ
View All ≫
