Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
Pitto
Observer
View all badges
Community Forums
:
About Pitto
Latest posts by Pitto
Subject
Views
Posted
Why does Bitstream of logic design with DPU IP in ...
FPGA Configuration
153
07-25-2020
10:03 PM
Re: how to do Quantization by upload vitis-AI?
AI and Vitis AI
398
07-09-2020
12:25 AM
how to do Quantization by upload vitis-AI?
AI and Vitis AI
436
07-08-2020
10:06 PM
Re: How to do parallelization on vivado?
AI and Vitis AI
347
07-06-2020
04:51 PM
How to do parallelization on vivado?
AI and Vitis AI
441
07-06-2020
02:01 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Where is 2019 year version(current version) of...
High-Level Synthesis (HLS)
596
04-13-2020
07:04 PM
View All ≫
Community Statistics
Posts
35
Solutions
1
Kudos given
10
Kudos received
1
Member Since
03-25-2020
Contact Me
Online Status
Offline
Date Last Visited
08-30-2020
10:59 PM
Kudos from
Member
Kudos
katsuki
1
View All ≫
Kudos given to
Member
Kudos
hokim
2
jasonwu
1
sabankocal
1
rshekhaw
2
bruce_karaffa
1
View All ≫
Latest Tags
ultra96
Vivado
HLS
keras2cpp
parallelization
Quantization
Vitis-AI
View All ≫
