Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
hsuh6
hsuh6
Visitor
10 Topics
5 Replies
5 Topics
First Reply
First Kudo Given
View all badges
  • Community Forums
  • :
  • About hsuh6
Latest posts by hsuh6
Subject Views Posted

AXI clock converter output is in high-z state.

Processor System Design and AXI
126 ‎01-08-2021 09:47 PM

Possible bug in AXI clock converter IP example fil...

Processor System Design and AXI
125 ‎01-08-2021 09:07 PM

Re: Does DSP slices on ZCU102 has initial delay du...

AI Engine, DSP IP and Tools
154 ‎01-08-2021 11:01 AM

Re: Does DSP slices on ZCU102 has initial delay du...

AI Engine, DSP IP and Tools
159 ‎01-08-2021 10:50 AM

Re: I am getting DmaIntErr in CDMA IP. Is there an...

Processor System Design and AXI
103 ‎01-08-2021 10:19 AM
View All ≫
Community Statistics
Posts 17
Solutions 0
Kudos given 3
Kudos received 0
Member Since ‎04-28-2020
Contact Me
Online Status
Offline
Date Last Visited
‎01-20-2021 12:14 PM
Kudos given to
Member Kudos
markylew_2000
Participant markylew_2000
1
demarco
Xilinx Employee demarco
1
gguasti
Xilinx Employee gguasti
1
View All ≫
Latest Tags
  • zcu102
  • AXI
  • dsp
  • AXI clock converter
  • DEEPHI
  • DSP48
  • DSP48E2
  • ai
  • BRAM
  • CDMA
  • DDR4
  • DEBUG
  • delay
  • DMA
  • dmainterr
  • DNNDK
  • example
  • IPI
  • JTAG
  • latency
  • Master
  • POR
  • processor system reset
  • Reset
  • tcl
  • Vitis
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2020 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact