Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
leonardooalves
Observer
View all badges
Community Forums
:
About leonardooalves
Latest posts by leonardooalves
Subject
Views
Posted
Re: Primary clock created on inappropriate pin err...
Implementation
315
06-09-2021
10:01 AM
Re: Primary clock created on inappropriate pin err...
Implementation
331
06-09-2021
09:10 AM
Primary clock created on inappropriate pin error e...
Implementation
379
06-09-2021
04:50 AM
How to connect to ZCU102 PL JTAG via OpenOCD
FPGA Configuration
187
06-03-2021
11:23 AM
Re: How to constraint the AXI Ethernet IP
Implementation
302
05-26-2021
07:38 AM
View All ≫
Community Statistics
Posts
18
Solutions
0
Kudos given
2
Kudos received
1
Member Since
11-24-2020
Contact Me
Online Status
Offline
Date Last Visited
07-06-2021
12:59 PM
Kudos from
Member
Kudos
stephenm
1
View All ≫
Kudos given to
Member
Kudos
syedz
1
stephenm
1
View All ≫
Latest Tags
custom processor
JTAG
zcu102
C
TIMING
verilog
AXI
block design
boot
clock
Core
DEBUG
design
ethernet
implementation
ip cores
LVDS
openocd
Processor
ROUTE
RTL
sgmii
simulation
synthesis
System
Vitis
ZYNQ
View All ≫
