About richardhead - Community Forums

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Scholar

Latest posts by richardhead

Subject

Views

Posted

Re: Synthesis doesnt know difference between downt...

33

‎11-15-2018 01:22 AM

Re: Unable to get Vivado to use BRAM/LUTRAM during...

105

‎11-15-2018 12:33 AM

Re: [Vivado 2018.2] Real datatype getting synthesi...

34

‎11-14-2018 02:50 PM

Re: Unable to get Vivado to use BRAM/LUTRAM during...

143

‎11-14-2018 02:47 PM

Synthesis doesnt know difference between downto an...

100

‎11-14-2018 05:29 AM

My Accepted Solutions

Subject

Views

Posted

Re: How to debug elaboration errors

103

‎11-13-2018 02:25 AM

Re: [VHDL] Record of Record

65

‎11-13-2018 02:09 AM

Re: AXI stream fifo t_last behaviour

98

‎11-02-2018 04:38 AM

Re: how to simulate MIG in vivado?

122

‎11-01-2018 08:52 AM

Re: BRAM util unit in post synthesis utilization r...

135

‎10-08-2018 12:17 PM

Community Stats

Posts	402
Kudos Received	153
Member Since	‎08-01-2012 05:44 AM

Kudos from

Member

Kudos

3

3

22

1

3

Kudos given to

Member

Kudos

4

1

1

1

1