Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
marrirohit
marrirohit
Observer
10 Topics
5 Replies
5 Topics
First Reply
First Topic
View all badges
  • Community Forums
  • :
  • About marrirohit
Latest posts by marrirohit
Subject Views Posted

axi_iic_v2_0_10 compilation issue

Simulation and Verification
3537 ‎03-21-2017 04:12 AM

Re: Limited range and full range dependency of col...

AI Engine, DSP IP and Tools
2508 ‎11-17-2016 02:24 AM

Re: GAMUT and VIDEO data packet usage

General Technical Discussion
4478 ‎11-17-2016 02:05 AM

GAMUT and VIDEO data packet usage

General Technical Discussion
4496 ‎11-17-2016 12:35 AM

Limited range and full range dependency of colorsp...

AI Engine, DSP IP and Tools
2537 ‎11-16-2016 11:17 PM
View All ≫
Community Statistics
Posts 29
Solutions 0
Kudos given 0
Kudos received 0
Member Since ‎10-29-2012
Contact Me
Online Status
Offline
Date Last Visited
‎03-21-2017 08:01 AM
Latest Tags
  • color space conversion
  • csc
  • POWER_MODE SATA
  • RGB to YCC
  • video
  • GAMUT
  • ycc to rgb
  • 10b to 8b encoder
  • clock_stata
  • Limited range Full Rang…
  • re
  • re:sata_scrambler_xplai…
  • re:scrambler
  • SATA
  • sata_clock
  • SCR
  • SCRAMBLER_SATA
  • SCRAMBLER_SATA_doubt
  • SCRAMBLER_SATA_doubt_ne…
  • verify trans layer
  • verify transport layer
  • xilinx sata replies
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2021 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact