About marrirohit - Community Forums

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Observer

Community Activity

Post a Question

	How to map the AXI4 address to the ddr4 memory address? by johnmaclellan Participant in Memory Interfaces 04-24-2019 0 1	0	1
	LVDS pins before configuration by john Visitor in Other FPGA Architectures 04-24-2019 0 8	0	8
	Zynq-7000 Interrupt management - Problem by ric.carbone@studenti.unina.it Visitor in Embedded Processor System Design 04-24-2019 0 4	0	4
	awkward result in post implementation timing simulation by fpgatr Contributor in Simulation and Verification 04-24-2019 0 1	0	1
	Xilskey Library in PetaLinux 2018.3 to Access PS DNA registers by tscbailey Observer in Embedded Linux 04-24-2019 0 1	0	1
	OpenAMP polling mode only?? by simon.beaudoin Observer in OpenAMP 04-24-2019 0 1	0	1
	RPMsg Zero-Copy Send and Receive Usage by jrp Adventurer in OpenAMP 04-24-2019 0 1	0	1
	How to change the rpmsg buffer size by waming@zhen Visitor in OpenAMP 04-24-2019 0 1	0	1
	QSPI (dual quad) under Petalinux 2018.3 not detecting by bfrazier_arete Adventurer in Embedded Linux 04-24-2019 0 3	0	3
	Artix7 Package/Speed combination does not exist in Vivado? by jwu1 Visitor in Other FPGA Architectures 04-24-2019 0 3	0	3
	Does Vivado 2016.4 support VHDL-2008 Alias? by app076 Visitor in Simulation and Verification 04-24-2019 0 0	0	0
	[Petalinux 2018.2] build sdk fails, not enough space on 1TB SSD (~460GB still free) by freddy1404 Newbie in Embedded Linux 04-24-2019 0 1	0	1
	How to get a low clocking rate by ARTY 7 ? by ahmed_alfadhel Adventurer in Other FPGA Architectures 04-24-2019 0 0	0	0
	Artix-7 devices failing - power rails shorted to GND by tscarsbrook Visitor in Other FPGA Architectures 04-24-2019 0 4	0	4
	The application was unable to start correctly(0xc0000142). by mallika@1 Newbie in Configuration 04-24-2019 0 2	0	2
	Problem running app on embedded linux by elliottal Participant in Embedded Linux 04-24-2019 0 0	0	0
	lack of support for to-string by jkirby Visitor in Simulation and Verification 04-24-2019 0 7	0	7
	Vivado 2017.3 VHDL-2008, Array of Array of std_logic_vector syntax error generate EXCEPTION_ACCESS_VIOLATION by nikhenri Observer in Synthesis 04-24-2019 0 0	0	0
	7 Series FPGAs Integrated Block for PCI Express v3.3 on CMOD-A7-35T board by charleslili Visitor in PCI Express 04-24-2019 0 2	0	2
	AXI blocks work at different clock frequencies by harish-anil Observer in Embedded Linux 04-24-2019 0 1	0	1
	Retiming in Vivado Synthesis by carmelo16 Newbie in Synthesis 04-24-2019 0 3	0	3
	Vivado 2017.3 VHDL-2008, Array of std_logic_vector not assigned correctly by nikhenri Observer in Synthesis 04-24-2019 0 0	0	0
	Cortex-A9 IRQ with priority over configMAX_API_CALL_INTERRUPT_PRIORITY / Motor Control by @bucky Observer in Embedded Processor System Design 04-24-2019 0 1	0	1
	De-interlacer Quality by kevin.coombs@ge.com Visitor in Video 04-24-2019 0 0	0	0
	Process cannot have both a wait statement and a sensitivity list by siva407123_lak Visitor in Open Source and Community Projects Discussion 04-24-2019 0 2	0	2
	please help to improve DDR configuration by hyphen Visitor in Embedded Processor System Design 04-24-2019 0 0	0	0
	Supported Flash Devices by bhall0107 Observer in Embedded Boot and Configuration 04-24-2019 0 0	0	0
	Vivado download problems (The file you have requested is not available) by awais9800 Visitor in Installation and Licensing 04-24-2019 0 3	0	3
	RFSOC LVM Data format and file size by arve9066 Visitor in UltraScale Architecture™ 04-24-2019 0 2	0	2
	IBIS MODEL FOR XQ7Z030-1RB484Q (Zynq-7000Q) by abhilash.p Visitor in Other FPGA Architectures 04-24-2019 0 2	0	2