Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
paulleons
Adventurer
View all badges
Community Forums
:
About paulleons
Latest posts by paulleons
Subject
Views
Posted
RMII timing analysis on Zynq 7000
Timing Analysis
772
04-17-2019
10:48 AM
Re: compile simulation libraries
Simulation and Verification
1011
01-24-2019
11:03 AM
Re: Zynq VIP or AXI VIP
Processor System Design and AXI
1086
11-30-2018
06:53 AM
回复： Vivado example design simulation error
Simulation and Verification
2026
11-28-2018
07:14 AM
Zynq VIP or AXI VIP
Processor System Design and AXI
1150
11-26-2018
08:26 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
回复： Vivado example design simulation error
Simulation and Verification
2026
11-28-2018
07:14 AM
Re: Project XPS XILINX
Welcome & Join
6143
10-22-2013
09:27 AM
Re: ISE Simulator, internal signals
Simulation and Verification
16794
10-03-2013
01:18 PM
View All ≫
Community Statistics
Posts
92
Solutions
3
Kudos given
6
Kudos received
4
Member Since
01-15-2013
Contact Me
Online Status
Offline
Date Last Visited
04-17-2019
05:31 PM
Kudos from
Member
Kudos
Nizlas
1
drodriga
1
patocarr
1
blamberg_
1
View All ≫
Kudos given to
Member
Kudos
avrumw
2
bassman59
1
eilert
1
vemulad
1
sarra
1
View All ≫
Latest Tags
edk
TIMING
Xilkernel
SDK
BRAM
dsp
File
fpga
FSL
GSR
performance
srl
VHDL
xilinx
Xilinx Kernel
ZYNQ
12.2
2018.2
2018.2.2
[HDLCompiler 410]
ADC
axi_gpio
BFM
C
Clocking Wizard
coe
comparator
DAC
DEBUG
DSP Macro
View All ≫
