Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
jg_bds
Scholar
View all badges
Community Forums
:
About jg_bds
Latest posts by jg_bds
Subject
Views
Posted
Re: Configuration flash programming fails if the A...
FPGA Configuration
3749
10-23-2020
06:55 AM
Re: Configuration flash programming fails if the A...
FPGA Configuration
3764
10-23-2020
06:20 AM
Re: SDIO EMIO for MPSoC
Processor System Design and AXI
728
07-28-2020
12:48 PM
Re: SDIO EMIO for MPSoC
Processor System Design and AXI
737
07-28-2020
12:22 PM
Re: SDIO EMIO for MPSoC
Processor System Design and AXI
760
07-28-2020
07:44 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: LPDDR4 routing-skew requirement deratings for ...
Memory Interfaces and NoC
485
11-05-2019
08:25 AM
Re: Unspecified I/O standard in AXI GPIO when set ...
Processor System Design and AXI
771
10-14-2019
01:44 PM
Re: more than 64 emio pins of zynq ?
Processor System Design and AXI
536
10-14-2019
12:38 PM
Re: How to make a pin to be Differential LVDS?
Design Entry
1720
09-21-2019
07:43 PM
Re: Is it necessary to assign port Type to a i/o p...
Design Entry
610
09-21-2019
07:19 PM
View All ≫
Community Statistics
Posts
620
Solutions
117
Kudos given
19
Kudos received
234
Member Since
02-01-2013
Contact Me
Online Status
Offline
Date Last Visited
10-23-2020
11:21 AM
Kudos from
Member
Kudos
bitalyze
1
johantjie.dut@g
mail.com
1
dijura
1
Nizlas
1
joe306
6
View All ≫
Kudos given to
Member
Kudos
stefana
2
demarco
1
timothyv
1
borisq
1
sadanan
1
View All ≫
Latest Tags
7 Series
advice
ddr
incremental compile
mig
MIG MIG7 2:1 4:1 DDR3
MIG4.2
sage
throughput
whole compile
xdc
XTP235
XTP235 MIG MIG4.2 XDC
View All ≫
