All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
graces
Xilinx Employee
View all badges
Community Forums
:
About graces
Latest posts by graces
Subject
Views
Posted
回复： Difference between Behavioral simulation and p...
Simulation and Verification
43
05-25-2020
06:15 PM
Re: IES simulation with ddr4_model.sv , ncverilog ...
Simulation and Verification
45
05-21-2020
08:20 PM
Re: IES simulation with ddr4_model.sv , ncverilog ...
Simulation and Verification
88
05-21-2020
01:33 AM
Re: IES simulation with ddr4_model.sv , ncverilog ...
Simulation and Verification
112
05-20-2020
08:13 PM
回复： Quantisation and Compiling of AI application
Vitis Acceleration, SDAccel, SDSoC
48
05-20-2020
08:09 PM
View All ≫
My Accepted Solutions
Subject
Views
Posted
回复： Difference between Behavioral simulation and p...
Simulation and Verification
43
05-25-2020
06:15 PM
回复： Creating SDAccel Kernels with Vivado HLS
Vitis Acceleration, SDAccel, SDSoC
89
05-20-2020
07:13 PM
回复： vai_c_tensorflow error in compiling EfficientN...
AI and Vitis AI
118
05-17-2020
11:33 PM
回复： When using batch mode simulation, I can't see ...
Simulation and Verification
159
05-13-2020
01:00 AM
Re: VitisAI1.1 VART Error - cloud device 0 is not ...
AI and Vitis AI
209
04-28-2020
06:05 PM
View All ≫
Community Stats
Posts
2775
Solutions
471
Kudos Given
53
Kudos Received
694
Member Since
07-16-2008
Contact Me
Online Status
Offline
Date Last Visited
05-25-2020
10:43 PM
Kudos from
Member
Kudos
ahmed_3
1
__dong__
3
Ratheesh
1
jasonwu
12
arash1902
1
View All ≫
Kudos given to
Member
Kudos
jheaton
1
gguasti
2
chaoz
1
jasonwu
1
weiyil
1
View All ≫
Latest Tags
I
the
you
View All ≫
