Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
sharad_snh
sharad_snh
Adventurer
25 Replies
10 Topics
10 Replies
5 Replies
5 Topics
View all badges
  • Community Forums
  • :
  • About sharad_snh
Latest posts by sharad_snh
Subject Views Posted

Re: No response from XPS system cache with generic...

General Technical Discussion
9877 ‎09-11-2016 10:19 PM

Re: Changing compiler order for block design proje...

Simulation and Verification
10256 ‎05-27-2015 02:40 AM

Re: Changing compiler order for block design proje...

Simulation and Verification
10265 ‎05-27-2015 01:42 AM

Changing compiler order for block design projects

Simulation and Verification
10282 ‎05-27-2015 01:10 AM

Re: Power Estimation errors (Duty Cycle must be in...

Vivado Debug and Power Estimation Tools
5953 ‎11-17-2014 12:49 AM
View All ≫
My Accepted Solutions
Subject Views Posted

Re: No response from XPS system cache with generic...

General Technical Discussion
9877 ‎09-11-2016 10:19 PM

Re: Problem with Xilinx Divider core

Video and Audio
5858 ‎12-10-2010 01:56 AM
View All ≫
Community Statistics
Posts 51
Solutions 2
Kudos given 1
Kudos received 0
Member Since ‎08-24-2008
Contact Me
Online Status
Offline
Date Last Visited
‎09-12-2016 01:41 AM
Kudos given to
Member Kudos
gszakacs
Professor gszakacs
1
View All ≫
Latest Tags
  • use_dsp48
  • virtex-4
  • -use_dsp48
  • blk_mem_gen_v8_2
  • block design project
  • BRAM
  • compile order
  • dcm
  • DSP48
  • Gated Clock
  • Isim timing simulation
  • PhysicalDesignRules:372
  • post route timing simul…
  • Power Consumption
  • speed grade
  • synthesis attribute
  • Virtex4
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2021 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact