Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
vinodhcherukuri
1990@gmail.com
Observer
View all badges
Community Forums
:
About vinodhcherukuri1990@gmail.com
Latest posts by vinodhcherukuri1990@gmail.com
Subject
Views
Posted
Re: How to know number of gates in the design (XIL...
Vivado Debug and Power Estimation Tools
16793
06-12-2014
02:18 AM
Re: How to know number of gates in the design (XIL...
Vivado Debug and Power Estimation Tools
16798
06-12-2014
01:57 AM
Re: How to know number of gates in the design (XIL...
Vivado Debug and Power Estimation Tools
16813
06-11-2014
11:40 PM
How to know number of gates in the design (XILINX ...
Vivado Debug and Power Estimation Tools
16818
06-11-2014
11:23 PM
Re: how to avoid trimming of signals in inner modu...
Synthesis
6434
05-08-2014
08:39 PM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: sequential type is unconnected in block <fpga_...
Synthesis
8559
12-09-2013
10:27 AM
View All ≫
Community Statistics
Posts
54
Solutions
1
Kudos given
0
Kudos received
0
Member Since
12-04-2013
Contact Me
Online Status
Offline
Date Last Visited
06-12-2014
05:42 AM
Latest Tags
No tags yet
