All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
ajasan
Adventurer
View all badges
Community Forums
:
About ajasan
Latest posts by ajasan
Subject
Views
Posted
Multiple outstanding transactions in AXI interconn...
Processor System Design and AXI
268
03-05-2020
03:16 AM
Re: RTSTAT10 No Routable Nets
Implementation
272
03-05-2020
03:07 AM
Re: RTSTAT10 No Routable Nets
Implementation
383
02-27-2020
09:17 PM
Re: RTSTAT10 No Routable Nets
Implementation
387
02-27-2020
09:12 PM
RTSTAT10 No Routable Nets
Implementation
465
02-27-2020
04:18 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: hdf file tampered while lauching vivado 2016.2
Embedded Development Tools
6144
05-19-2017
02:43 AM
View All ≫
Community Stats
Posts
106
Solutions
3
Kudos Given
6
Kudos Received
1
Member Since
03-31-2014
Contact Me
Online Status
Offline
Date Last Visited
03-09-2020
06:22 AM
Kudos from
Member
Kudos
ono.ys
1
View All ≫
Kudos given to
Member
Kudos
venkata
1
vijayak
1
vemulad
1
View All ≫
Latest Tags
PCIE
Vivado
AXI
IP
ddr
modelsim
root complex
spartan6
tcl
ZYNQ
*.bin
10g
10GBASE-R
2016.2
3rd party tool simulati…
ac706
arbitration
axi interconnect
AXI Interconnect RTL
Block lock
broadcast
clock
compile
create_bd_cell
DDR4
downgrade
DRC
example design
exec
FIR compiler 7.3
View All ≫
