Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
jlhx
jlhx
Observer
10 Topics
10 Replies
5 Topics
5 Replies
First Kudo Given
View all badges
  • Community Forums
  • :
  • About jlhx
Latest posts by jlhx
Subject Views Posted

Unused, additional memory interfaces for top-level...

High-Level Synthesis (HLS)
121 ‎04-01-2021 01:20 AM

回复: FIR Compiler 7.2 - erratic behavior as decimat...

AI Engine, DSP IP and Tools
321 ‎01-04-2021 12:13 AM

FIR Compiler 7.2 - erratic behavior as decimator

AI Engine, DSP IP and Tools
493 ‎12-10-2020 11:49 PM

Re: System Generator - Hardware Co-Simulation lice...

AI Engine, DSP IP and Tools
527 ‎05-26-2020 01:18 AM

Re: System Generator - Hardware Co-Simulation lice...

AI Engine, DSP IP and Tools
546 ‎05-25-2020 11:39 PM
View All ≫
Community Statistics
Posts 23
Solutions 0
Kudos given 3
Kudos received 0
Member Since ‎05-20-2014
Contact Me
Online Status
Offline
Date Last Visited
‎04-01-2021 04:59 AM
Kudos given to
Member Kudos
valato
Participant valato
1
u4223374
Advisor u4223374
1
jprice
Scholar jprice
1
View All ≫
Latest Tags
  • HLS
  • interface
  • library
  • Matlab
  • system generator
  • ap_fifo
  • ap_memory
  • BRAM
  • bug
  • co-simulation
  • compiler options
  • data type
  • dataflow
  • decimator
  • Error
  • Filter
  • FIR Compiler
  • fpga
  • half
  • hls_math.h
  • inference
  • Kintex
  • lib
  • license
  • linker
  • Machine Learning
  • mex
  • OpenCV
  • system generator for ds…
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2021 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact