Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
akboken
Adventurer
View all badges
Community Forums
:
About akboken
Latest posts by akboken
Subject
Views
Posted
Local memory (BRAM) size limitations for Micorblaz...
Processor System Design and AXI
612
05-07-2018
04:29 PM
Increasing the size of Micoblaze local memory ?
Processor System Design and AXI
1059
05-02-2018
03:03 PM
Importing a SDK poject without copying the source ...
Embedded Development Tools
1211
04-27-2018
11:22 AM
Re: Why I get always longer latency (II) for HLS l...
High-Level Synthesis (HLS)
1688
01-30-2018
11:52 AM
Why I get always longer latency (II) for HLS loops...
High-Level Synthesis (HLS)
1749
01-29-2018
01:33 PM
View All ≫
Community Statistics
Posts
65
Solutions
0
Kudos given
4
Kudos received
2
Member Since
10-19-2015
Contact Me
Online Status
Offline
Date Last Visited
05-07-2018
07:49 PM
Kudos from
Member
Kudos
ccn_cognex
1
airturk
1
View All ≫
Kudos given to
Member
Kudos
hbucher
1
kkn
1
pratham
2
View All ≫
Latest Tags
HLS
BRAM
microblaze
array
latency
ap_int
ap_uint
dataflow
II
interface
software interrupt
TIMING
USR_ACCESS
VHDL
Vivado
Vivado HLS
XPAR_INTC_MAX_NUM_INTR_…
1024
65536 bytes
ap_none
apint_concatenate
AXI INTC 4.1
axi stream
axis
BPI fast
clang-format
clock period
co-simulation
Compiler flag
concatenate
View All ≫
