All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
aggelos
Observer
View all badges
Community Forums
:
About aggelos
Latest posts by aggelos
Subject
Views
Posted
Re: how to write output delay constraints with dev...
Timing Analysis
15420
09-06-2017
04:18 AM
Xapp1315 Figure 1 & 2 are correct?
Other FPGA Architecture
800
09-04-2017
04:49 AM
Re: Zynq+: Can I make coherent access through MPSo...
Welcome & Join
3230
11-22-2016
06:15 AM
Zynq+: Can I make coherent access through MPSoC's ...
Welcome & Join
3311
11-17-2016
08:56 AM
Re: Aurora using a GT clock from another Quad not ...
Ethernet
5332
08-02-2016
05:21 AM
View All ≫
Community Stats
Posts
21
Solutions
0
Kudos Given
0
Kudos Received
0
Member Since
12-04-2015
Contact Me
Online Status
Offline
Date Last Visited
09-06-2017
07:40 AM
Latest Tags
No tags yet
