All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
simonh_bwt
Adventurer
View all badges
Community Forums
:
About simonh_bwt
Latest posts by simonh_bwt
Subject
Views
Posted
Re: RFSOC DAC single ended output
Versal and UltraScale Architecture™
457
01-27-2020
03:23 AM
RFSOC DAC single ended output
Versal and UltraScale Architecture™
591
01-21-2020
06:46 AM
Re: ZCU111 RFSOC PLL not locking , How is API con...
Xilinx Evaluation Boards
491
11-22-2019
08:33 AM
Re: ZCU111 RFSOC PLL not locking , How is API con...
Xilinx Evaluation Boards
494
11-22-2019
08:29 AM
Re: ZCU111 RFSOC PLL not locking , How is API con...
Xilinx Evaluation Boards
656
10-02-2019
02:50 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: ZCU111 RFSOC PLL not locking , How is API con...
Xilinx Evaluation Boards
494
11-22-2019
08:29 AM
Re: AXI Bridge for PCI Express Gen3 Subsystem used...
PCIe and CPM
2241
04-30-2018
07:32 AM
Re: report_cdc tool unreliable
Timing Analysis
2050
12-08-2017
02:42 AM
Re: Custom IP will not elaborate or synthesize whe...
Design Entry
6144
11-30-2016
08:05 AM
Re: IP Packager error [IP_Flow 19-3253] The Master...
Design Entry
13713
06-01-2016
01:43 AM
View All ≫
Community Statistics
Posts
87
Solutions
8
Kudos given
2
Kudos received
6
Member Since
02-08-2016
Contact Me
Online Status
Offline
Date Last Visited
01-29-2020
07:31 AM
Kudos from
Member
Kudos
karnanl
1
drjohnsmith
2
avrumw
2
arpansur
1
View All ≫
Kudos given to
Member
Kudos
konsult
1
ashishd
1
View All ≫
Latest Tags
UltraScale
synthesis
RFSoC
ZCU111
DAC
XCVU440
ADC
PCIE
api
ASIC to FPGA
Clocking
elaboration
hierarchical path names
PG269
PLL lock
Ultrascale devices
AXI bridge for PCI expr…
balanced clock tree
BUFG
clock gating latch
CLOCK_DELAY_GROUP
gated_clock_conversion
GTH QUAD
initialisation
pll
Single-ended
Synthesis fails
UG572
verilog
Verilog 2001
View All ≫
