All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
asobeih
Adventurer
View all badges
Community Forums
:
About asobeih
Latest posts by asobeih
Subject
Views
Posted
Accelerating a Custom CNN Model with DPU
AI and Vitis AI
184
03-29-2020
04:51 AM
Generate Labeled Implemented Design
Implementation
235
02-10-2020
02:23 AM
INFO: [Ipptcl 7-1463] No Compatible Board Interfac...
Processor System Design and AXI
184
01-07-2020
07:47 PM
Error while using arm-xilinx-linux-gnueabi-gcc: no...
Embedded Development Tools
291
12-01-2019
06:05 AM
Using Ubuntu Instead of Petalinux
Embedded Linux
352
02-05-2019
05:42 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: (Petalinux-Building) Protobuf removed from Goo...
Embedded Linux
1197
01-23-2019
10:15 AM
Re: Failed to install petalinux 2018.3
Installation and Licensing
2978
01-03-2019
06:51 PM
Re: Synthesis is not working on Vivado 2015.4
Synthesis
11067
04-28-2017
05:30 AM
Re: [Synth 8-493] No Such Design Unit & Source Hie...
Synthesis
13142
11-22-2016
06:07 AM
View All ≫
Community Stats
Posts
58
Solutions
4
Kudos Given
5
Kudos Received
2
Member Since
02-13-2016
Contact Me
Online Status
Offline
Date Last Visited
04-05-2020
02:33 AM
Kudos from
Member
Kudos
mohannad-asar_1
995
1
hj
1
View All ≫
Kudos given to
Member
Kudos
srimaye
1
hj
1
syedz
1
athandr
1
balkris
1
View All ≫
Latest Tags
Vivado
clock
synthesis
VGA
xdc
Zybo
bitstream
compiler
CONSTRAINT
constraints
cross-comile
cross-compile
Edition
Error
frequency
Hierarchy
implementation
installation
IOBank
IOPlacer
ISE
linux
log
port_mapping
problem
pulse
RULE_VIOLATION
uart
ubuntu
ZYBQ
View All ≫
