All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Applications
Products
Developers
Support
About
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
fincs
Contributor
View all badges
Community Forums
:
About fincs
Latest posts by fincs
Subject
Views
Posted
Re: Petalinux 2019.2 how to get PL info in device-...
Embedded Linux
653
01-20-2020
11:14 PM
Re: How to download ISE14.7 iMPACT for Windows10 ,...
FPGA Configuration
208
01-20-2020
11:08 PM
Re: Axi dma implementation in zed board zynq7000 f...
Processor System Design
97
01-20-2020
10:59 PM
Re: Axi ethernet Packet format
Ethernet
249
01-20-2020
10:42 PM
Axi ethernet Packet format
Ethernet
389
01-16-2020
11:29 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Axi ethernet performance
Processor System Design
202
08-06-2019
11:17 AM
Re: How to add PL bitstream to linux application ...
Processor System Design
1317
06-29-2018
12:21 PM
Re: Zedboard - problem with constraints
Other FPGA Architecture
1462
06-22-2018
01:25 PM
Re: Axi Ethernet not receive data
Ethernet
1107
06-14-2018
06:51 AM
Re: Slave Completion Timeout Error Zynq 30
PCIe and CPM
1842
06-09-2018
05:56 AM
View All ≫
Community Stats
Posts
44
Solutions
6
Kudos Given
5
Kudos Received
10
Member Since
03-21-2016
Contact Me
Online Status
Offline
Date Last Visited
01-21-2020
11:32 AM
Kudos from
Member
Kudos
nanz
1
bbhatt
1
venkata
2
diverger
1
ndw
1
View All ≫
Kudos given to
Member
Kudos
nlbutts
1
roym
1
davidd
1
patocarr
1
fkluger
1
View All ≫
Latest Tags
No tags yet
