Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
yannickl
Xilinx Employee
View all badges
Community Forums
:
About yannickl
Latest posts by yannickl
Subject
Views
Posted
Re: Integrated Interlaken LoopBack Test
Serial Transceivers
415
02-16-2021
08:48 AM
Re: Clock input using regular IO pin (not GC)
Versal and UltraScale Architecture™
443
02-09-2021
09:37 AM
Re: Place 30-574
Implementation
313
01-11-2021
08:11 AM
Re: I need help programming with Vivado
FPGA Configuration
244
12-17-2020
06:56 AM
Re: Difference of calculation of FPGA resources wi...
FPGA Configuration
214
12-08-2020
12:45 PM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Integrated Interlaken LoopBack Test
Serial Transceivers
415
02-16-2021
08:48 AM
Re: Xst:1336 - (*) More than 100% of Device resou...
Synthesis
1331
07-27-2018
11:42 AM
Re: Clock as LUT input (Spartan-6)
Other FPGA Architecture
3121
05-30-2018
01:36 PM
Re: Async reset - min pulse width?
Timing Analysis
4977
04-12-2018
11:37 AM
Re: SLR Crossing and Laguna Registers
Versal and UltraScale Architecture™
9826
03-07-2017
01:03 PM
View All ≫
Community Statistics
Posts
41
Solutions
6
Kudos given
6
Kudos received
18
Member Since
11-03-2016
Contact Me
Online Status
Offline
Date Last Visited
02-26-2021
01:12 PM
Kudos from
Member
Kudos
roym
2
syedz
1
xilinxacct
2
markg@prosensin
g.com
2
Chris_Powers
1
View All ≫
Kudos given to
Member
Kudos
avrumw
2
xilinxacct
1
u4223374
1
ryana
1
jmcclusk
1
View All ≫
Latest Tags
No tags yet
