Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
tombsj
tombsj
Observer
First Accepted Solution
First Reply
First Topic
View all badges
  • Community Forums
  • :
  • About tombsj
Latest posts by tombsj
Subject Views Posted

Re: GIC Setup In Baremetal AMP Architecture

Processor System Design and AXI
867 ‎08-03-2020 05:16 AM

GIC Setup In Baremetal AMP Architecture

Processor System Design and AXI
947 ‎07-16-2020 04:14 PM

Re: Zynq UltraScale+ Stuck in Reset When Booting F...

ACAP and SoC Boot and Configuration
944 ‎05-14-2020 12:05 PM

Zynq UltraScale+ Stuck in Reset When Booting From ...

ACAP and SoC Boot and Configuration
1110 ‎04-20-2020 09:26 AM

Re: AXI DMA Not Compatible with I2S Audio Receiver

Processor System Design and AXI
893 ‎11-07-2019 08:55 AM
View All ≫
My Accepted Solutions
Subject Views Posted

Re: GIC Setup In Baremetal AMP Architecture

Processor System Design and AXI
867 ‎08-03-2020 05:16 AM

Re: Zynq UltraScale+ Stuck in Reset When Booting F...

ACAP and SoC Boot and Configuration
944 ‎05-14-2020 12:05 PM
View All ≫
Community Statistics
Posts 7
Solutions 2
Kudos given 0
Kudos received 0
Member Since ‎01-19-2018
Contact Me
Online Status
Offline
Date Last Visited
‎08-03-2020 08:44 AM
Latest Tags
  • MPSoC
  • AMP
  • AXI
  • AXI DMA
  • bare metal
  • baremetal
  • boot
  • configuration
  • DMA
  • embedded
  • GIC
  • I2S
  • interrupts
  • Processor
  • product selection
  • Reset
  • Standalone
  • Vivado
  • ZYNQ
  • zynq ultrascale
  • Zynq UltraScale+
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2021 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact