inout [7:0] ddr3_dqs_p, (* mark_debug = "TRUE" *) wire [7:0] dbg_ddr3_dqs_p,

VERSION 1:

endgenerate

ne	Direction	Board Part Pin	Board Part Interface	Neg Diff Pair	Site		Fixed	Bank I/	O Std		Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-C	hip Termination	IN_TE
🗉 😕 ddr3_dq (64)	INOUT						V	(Multiple) SS	TL15_T_DCI*	*	1.500	0.750		FAST*	NONE	FP_VT	T_50 •	
🗟 🧐 ddr3_dqs_p (16)	INOUT			ddr3_dqs_n			5	(Multiple) DI	FF_SSTL15_T_DCI*		1.500			FAST*	NONE	FP_VT	T_50 •	
- 🐼 ddr3_dqs_p[7]	INOUT			ddr3_dqs_n[7]	B15		V	35 DI	FF_SSTL15_T_DCI*		1.500			FAST*	NONE	FP_VT	T_50 •	
	INOUT			ddr3_dqs_n[6]	F17	*	~	35 DI	FF_SSTL15_T_DCI*		1.500			FAST*	NONE	FP_VT	T_50 •	
	INOUT			ddr3_dqs_n[5]	G12	*	V	35 DI	FF_SSTL15_T_DCI*	v	1.500			FAST*	NONE	FP_VT	T_50	
ddr3_dqs_p[4]	INOUT			ddr3_dqs_n[4]	L8	*	V	34 DI	FF_SSTL15_T_DCI*	v	1.500			FAST*	NONE	FP_VT	T_50	e
ddr3_dqs_p[3]	INOUT			ddr3_dqs_n[3]	A5	*	V	33 DI	FF_SSTL15_T_DCI*	*	1.500			FAST*	NONE	FP_VT	T_50 •	
	INOUT			ddr3_dqs_n[2]	E6	~	\checkmark	33 DI	FF_SSTL15_T_DCI*	*	1.500			FAST*	NONE	FP_VT	T_50 •	
	INOUT			ddr3_dqs_n[1]	J1	*	V	33 DI	FF_SSTL15_T_DCI*	*	1.500			FAST*	NONE	FP_VT	T_50 •	
	INOUT			ddr3_dqs_n[0]	K3		1	33 DI	FF_SSTL15_T_DCI*		1.500			FAST*	NONE	▼ FP_VT	T_50 •	
🕒 🍓 ddr3_odt (1)	OUT						1	34 SS	TL 15*		1.500	0.750		FAST*	NONE	FP_VT	T_50 •	
🗄 😪 led (4)	OUT						5	(Multiple) (M	ultiple)*		(Multiple)		12 *	SLOW ·	NONE	▼ FP_VT	T_50 •	

Figure 1: ddr3_dqs_p sites are intact (UG954, Table 1-4). Same thing for ddr3_dqs_n.

Basically,

- just followed 'inout' pin (i.e. ddr3_dqs_p) sequentially at memory clock and delayed it by one cycle.
- synthesis and implementation completed successfully (Figure 1).
- but no DQS can be probed since none is attached to any ILA.

VERSION 2:

```
assign dbg_ddr3_dqs_p = ddr3_dqs_p_r1;
    /* ... */
end
endgenerate
```



Figure 2: Schematic of Version 2.

Na Na	me	Direction	Board Part Pin	Board Part Interface	Neg Diff Pair	Site	Fixed	Bank	I/O Std		Vcco	Vref	Drive Strength	Slew Typ	e Pull Type	Off-Chip	Termination	IN_TERM
7	b) 8 ddr3 dq (64)	INCUT					V	(Multiple)	SSTL15_T_DCI*	*	1.500	0.750		FAST*	* NONE	FP_VTT_5	0 *	
-	🗄 🚱 ddr3_dqs_p (16)	INOUT			ddr3_dqs_n		1		DIFF_SSTL15_T_DCI*		1.500			FAST*	 NONE 	FP_VTT_S	0 +	
	ddr3_dqs_p[7]	INOUT			ddr3_dqs_n[7]				DIFF_SSTL15_T_DCI*		1.500			FAST*	 NONE 	FP_VTT_5	0 v	
■2:	ddr3_dqs_p[6]	INOUT			ddr3_dqs_n[6]				DIFF_SSTL15_T_DCI*		1.500			FAST*	 NONE 	FP_VTT_5	D +	
Ca l	ddr3_dqs_p[5]	INOUT			ddr3_dqs_n[5]				DIFF_SSTL15_T_DCI*	Ŧ	1.500			FAST*	 NONE 	FP_VTT_5	D +	
	ddr3_dqs_p[4]	INOUT			ddr3_dqs_n[4]				DIFF_SSTL15_T_DCI*	*	1.500			FAST*	 NONE 	FP_VTT_5	o 👻	
51	ddr3_dqs_p[3]	INOUT			ddr3_dqs_n[3]				DIFF_SSTL15_T_DCI*	*	1.500			FAST*	 NONE 	FP_VTT_5	• 0	
M	ddr3_dqs_p[2]	INOUT			ddr3_dqs_n[2]	•			DIFF_SSTL15_T_DCI*	*	1.500			FAST*	 NONE 	FP_VTT_S	0 +	
_	ddr3_dqs_p[1]	INOUT			ddr3_dqs_n[1]				DIFF_SSTL15_T_DCI*		1.500			FAST*	 NONE 	FP_VTT_S	0 +	
~	ddr3_dqs_p[0]	INOUT			ddr3_dqs_n[0]		1000		DIFF_SSTL15_T_DCI*		1.500			FAST*	 NONE 	FP_VTT_5	0 +	
	🔅 🗑 dars_oat (1)	001					v	34	SSTL15*	v	1.500	0.750		FAST*	 NONE 	FP_VTT_5	D 👻	
	😥 🍓 led (4)	OUT					V	(Multiple)	(Multiple)*	*	(Multiple)		12 *	SLOW	 NONE 	FP_VTT_5	0 +	

Figure 3: ddr3_dqs_p sites are NOT intact (UG954, Table 1-4).

Messages	
• ● 9 errors • 0 1,040 warnings • 0 5,275 infos • 0 0.66 statuses	
🔀 🖻 🔞 Implementation (9 errors)	
a 🔯 Opt Design (9 errors)	
Comparing the process of the second sec	rs:
Vivado_Td +78] Error(s) found during DRC. Opt_design not run.	
T	
🔪 🛙 Td Console 🔍 Hessages 🔍 Log 🗋 Reports 🕞 D-1/O Ports 📳 Design Runs 👹 Debug	

Figure 4: Error Message of Version 2.

Basically,

- just buffered 'inout' pin (i.e. ddr3_dqs_p) and delayed it by one cycle (Figure 2).

- synthesis completed successfully BUT implementation failed (Figures 3 and 4).

Question: Is there anyway I could put 'dbg_ddr3_dqs_p' on any ILA in order to probe DQS during normal operation ??