Community
Title Posts
Blog

Xcell Daily Blog

1610
Blog

Technical Blog

Technical Blog for Tips and Tricks on Xilinx Tools and Products.
Latest Topic - Output Delay
12
Title Posts
There are no unread messages in this message board

Announcements

Latest announcements, new features, and usage.
1405
There are no unread messages in this message board

Welcome & Join

New to the Community? Get started by checking out our community guidelines and introduce yourself to the community.
20107
There are no unread messages in this message board

General Technical Discussion

Discuss new Xilinx products, applications, and solutions. If you have a technical inquiry please search our community or browse our technical categories such as Programmable Devices or Embedded Solutions.
21917
Title Posts
There are no unread messages in this message board

UltraScale Architecture™

Discuss Xilinx UltraScale Architecture including Kintex UltraScale, and Virtex UltraScale.
537
There are no unread messages in this message board

7 Series FPGAs

Discuss Xilinx® Unified Architecture including Artix™-7, Kintex™-7, and Virtex®-7.
10495
There are no unread messages in this message board

Virtex® Family FPGAs

Discuss Virtex® Family FPGAs, including Virtex-6, Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Virtex/E/EM, and mature devices.
19386
There are no unread messages in this message board

Spartan® Family FPGAs

Discuss Spartan® Family FPGAs, including Spartan-6, Spartan-3A DSP, Spartan-3AN, Spartan-3A, Spartan-3E, Spartan-3, Spartan-IIE, Spartan-II, Spartan/XL, and mature devices.
28454
There are no unread messages in this message board

Xilinx Boards and Kits

Discuss Xilinx evaluation boards, kits, FMC daughter-cards, and reference designs.
Latest Topic - Zedboard current sense
12332
There are no unread messages in this message board

Configuration

Discuss Configuration related topics including JTAG, SPI, BPI, SelectMap, eFUSE, Tandem, iMPACT, and Vivado Device Programmer software related topics.
2713

Design Tools

(10 Items)
Title Posts
There are no unread messages in this message board

Installation and Licensing

Discuss topics involving installation, licensing, updates, and operating system support for all products in the Vivado™ Design Suite and the ISE Design Suite™.
Latest Topic - new license is expired
13221
There are no unread messages in this message board

Synthesis

Discuss topics involving HDL synthesis tools and practices, including Vivado™ Synthesis, XST™, 3rd party synthesis tools, HDL coding practices and tips.
16159
There are no unread messages in this message board

Simulation and Verification

Discuss topics involving simulation and verification tools and flows, including XSIM and ISE Simulator™, 3rd party simulators, and formal verification.
14219
There are no unread messages in this message board

Implementation

Discuss topics involving design implementation tools and practices, including Vivado™ Implementation, Translate, Map, Place and Route, SmartXplorer, and FPGA Editor.
13265
There are no unread messages in this message board

Design Entry

Discuss Xilinx tools for design entry and management, including Vivado™ IP Catalog, IP packager, Project Navigator™, Core Generator™, Schematic Entry, and other related topics.
8850
There are no unread messages in this message board

Timing Analysis

Discuss topics involving timing analysis including tools and best practices, including Timing closure and XDC Timing Analyzer™, TRACE™, Timing Constraints, and Speed Files.
9088
There are no unread messages in this message board

Vivado TCL Community

Discuss TCL usage in Vivado. Users are encouraged to share their scripting examples and questions.
3395
There are no unread messages in this message board

High-Level Synthesis (HLS)

Discuss Vivado™ High-Level Synthesis and best practices for C, C++ and SystemC specifications to be directly targeted into Xilinx All Programmable devices.
5113
There are no unread messages in this message board

Advanced Tool Methodologies

Discuss Partitions, Partial Reconfiguration and Design Preservation flows, design planning tools and flows including pin planning, floorplanning, TimeAhead, DesignAhead, and advanced design debugging.
Latest Topic - Plan Ahead Licence
3775
There are no unread messages in this message board

Design Tools - Others

Discuss tools not covered by the other existing boards including Vivado Logic Analyzer, ChipScope Pro, XPower Analyzer, iMPACT, and others
8050

Embedded Systems

(5 Items)
Title Posts
There are no unread messages in this message board

Embedded Development Tools

Discuss embedded software development tools including IPI, SDK, EDK, SDSoC, Compiler and Debugger Tools.
36762
There are no unread messages in this message board

Embedded Processor System Design

Discuss processors, peripherals, AXI, and related processor system design topics for the Zynq 7000 Family PS, MicroBlaze and PowerPC and PicoBlaze processors.
16338
There are no unread messages in this message board

Embedded Linux

Discuss embedded Linux topics for Xilinx FPGAs including PetaLinux SDK, Xilinx Open Source Libraries, and Commercial Linux from Xilinx Ecosystem vendors.
14614
There are no unread messages in this message board

Zynq All Programmable SoC

Discuss silicon related questions about the Zynq All Programmable SoC including programmable fabric, board design, packaging, power, and related topics.
9132
There are no unread messages in this message board

OpenAMP

Discuss OpenAMP project for Zynq-7000, Zynq UltraScale+ MPSoC and MicroBlaze.
53
Title Posts
There are no unread messages in this message board

PCI Express

Discuss topics on PCI Express.
6963
There are no unread messages in this message board

Networking and Connectivity

Discuss Networking and connectivity IP cores including Ethernet, Aurora, JESD, CPRI, and related topics.
8370
There are no unread messages in this message board

Memory Interfaces

Discuss MIG GUI,DDR4, QDRIV,DDR3,DDR2,DDRII, RLDRAM,QDR,QDRII,LPDDR,MCB, and related topics.
Latest Topic - DDR3 error
8515
There are no unread messages in this message board

DSP and Video

Discuss DSP tool- System Generator, DSP IPs such as error correction, filtering, telecommunications, wireless, Digital Signal Processing, mathematical functions and multimedia functions. It also covers questions on video imaging IPs and applications.
14926
There are no unread messages in this message board

System Logic

Discuss System Logic IP including FIFO Generator, Block Memory Generator, CAM, and Distributed Memory Generator.
Latest Topic - AXI DMA tready goes low
2073
Users Online
Currently online: 13 members 1,900 guests
Please welcome our newest community members: