Community Forums

1,330 Members Online 185K Discussions 55.7K Solutions

Community Activity

	QSPI boot mode on zyne ultrascale+ device by tchin123 Voyager in Embedded Linux 06-14-2021 0 3	0	3
	fatal error : iostream : no such file or directory by Simona Observer in AI Engine, DSP IP and Tools 06-14-2021 0 4	0	4
	How to try the test mentioned in "AR# 71416" by tatsuya1 Observer in Video and Audio 06-14-2021 0 5	0	5
	Spartan 6 Spontaneously Resets at High Temperature, IE Done Pin Goes to Low by erice Adventurer in FPGA Configuration 06-14-2021 0 7	0	7
	AER Errors with SmartSSD Computational Storage Drive by jasonsomers Newbie in Alveo™ Accelerator Cards 06-14-2021 0 2	0	2
	KV260 Starter Kit - 3D Printed Holder by sarxtech Newbie in Kria SOMs 06-14-2021 0 2	0	2
	DDR memory requirement for ZYNQ FPGA by tchin123 Voyager in Processor System Design and AXI 06-14-2021 0 3	0	3
	LOC constraint for SDI GT (SDI Tx) by francocapraro12 Observer in Video and Audio 06-14-2021 0 3	0	3
	SPI Flash by Mark-At-Instru Newbie in FPGA Configuration 06-14-2021 0 0	0	0
	worst case of power consumption end of life for space application by Ed Newbie in Vivado Debug and Power Estimation Tools 06-14-2021 0 0	0	0
	FATAL_ERROR:Bitstream:stanbsbitfile.c:3408:1.57 - Incorrect number of bits in bitstream (18) for FDRI write by rakeshm55 Explorer in General Technical Discussion 06-14-2021 0 8	0	8
	Issue trying to run custom Yolov4 model with TensorFlow by LucM Newbie in AI and Vitis AI 06-14-2021 0 0	0	0
	Pass Image to AXI Master HLS IP from Petalinux by LGroth Visitor in High-Level Synthesis (HLS) 06-14-2021 0 0	0	0
	FPGA CONFIGURATION MISSING by Burak1 Newbie in FPGA Configuration 06-14-2021 0 0	0	0
	ASYNC_REG and set_max_delay by mildred Observer in Timing Analysis 06-14-2021 0 2	0	2
	PDI generation fails in Vivado 2020.2 during Bootgen for Versal VCK190 by jferrara Visitor in ACAP and SoC Boot and Configuration 06-14-2021 0 3	0	3
	Display Port TX 1080p@60 4 ppc by markus.hertel Observer in Video and Audio 06-14-2021 0 3	0	3
	7 Series DDR3 PCB Matching Requirement Checker Spartan 7 by steveso Newbie in Memory Interfaces and NoC 06-14-2021 0 0	0	0
	CRC for the XC2V6000 by SeekingInfo Newbie in Other FPGA Architecture 06-14-2021 0 0	0	0
	7 series FPGA boards with SATA connectors? by Ollonii Newbie in Xilinx Evaluation Boards 06-14-2021 0 1	0	1
	Help needed on O-RAN example design by tkolcak Observer in Ethernet 06-14-2021 0 2	0	2
	AXI4 Stream interconnect - broadcast by mjuneja Adventurer in Xilinx IP Catalog 06-14-2021 0 8	0	8
	ZCU104 out of memory error running ZYNQ UltraScale + MPSoC VCU HDMI ROI 2020.2 by vino17 Visitor in Video and Audio 06-14-2021 0 5	0	5
	MicroBlaze freertos debugging (MicroBlaze insturctions insert overrun) by ivan_novelic Visitor in Embedded Development Tools 06-14-2021 0 1	0	1
	axi interrupt Kernel panic by baring42read Adventurer in Embedded Linux 06-14-2021 0 1	0	1
	Nothing seen in UART output with VMK180 eval board. by andyk Visitor in Xilinx Evaluation Boards 06-14-2021 0 0	0	0
	failed to install decent by louisli Observer in AI and Vitis AI 06-14-2021 0 6	0	6
	Does the Xilinx ZCU102 Support RDMA? by Giorgian Visitor in Ethernet 06-14-2021 0 1	0	1
	Vivado by abhishek9755 Newbie in PCIe and CPM 06-14-2021 0 1	0	1
	PCIe Virtex UltraScale IBUFDS_GTE3 Critical Warning by CLA18536 Newbie in PCIe and CPM 06-14-2021 0 1	0	1