UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Community Forums

1,027 Members Online 148K Discussions 42.1K Solutions

Community Activity

Post a Question

Simple axi interconnect design won't work by wyldecat Visitor in Xilinx IP Catalog 10-20-2019 0 0	0	0
how to decide the number of jobs in Run settings in generate output products by thilankathi Visitor in Design Entry 10-20-2019 0 5	0	5
synthesis out of memoty by kongcuiqing Observer in Synthesis 10-20-2019 0 9	0	9
Vivado 2019.1 IOBUF changes vs. 2018.7 or upgrade problems? by pyzahl Visitor in Implementation 10-20-2019 0 10	0	10
How to perform 32 bit integer addition operation in vivado hls with 400Mhz? by chandu_sathi Observer in High-Level Synthesis (HLS) 10-20-2019 0 9	0	9
将ngc转成Edif时，为什么会同步生成好几个edn文件 by hbeishang Adventurer in Vivado 10-20-2019 0 1	0	1
what is exatly mean by unconstrained_internal_endpoints ? and how to resolve them ? by ssampath Voyager in Timing Analysis 10-20-2019 0 0	0	0
How to see the complete Latch loop and how to solve the Latch loop issue in chek_timing command ? by ssampath Voyager in Timing Analysis 10-20-2019 0 0	0	0
how to regenerate and use the only *.bd file in my non-project mode ? by ssampath Voyager in Design Entry 10-20-2019 0 1	0	1
multiple instantiation of modules by nagender_patel Observer in Other FPGA Architecture 10-20-2019 0 2	0	2
GT transceiver wizard clocking by rajatrao Adventurer in Serial Transceivers 10-20-2019 0 2	0	2
Change linerate GTH by markus_iis Visitor in Serial Transceivers 10-20-2019 1 5	1	5
如何在PS端将图像读入DDR中 by chen8411 Observer in Vivado 10-20-2019 0 3	0	3
Unable to handle kernel paging request at virtual address b7ff9000 by apollo-micro Visitor in Embedded Linux 10-20-2019 0 5	0	5
no_clock issue on a FF for which clock is comming from the dbg_hub output port ? by ssampath Voyager in Timing Analysis 10-20-2019 0 0	0	0
vivado licence by thasnimolvs@gmail.com Newbie in Vivado Debug and Power Estimation Tools 10-20-2019 0 1	0	1
QDMA Platform by madhukrishna_kaza Visitor in Alveo™ Accelerator Cards 10-20-2019 0 0	0	0
PROBLEM: Completely partitioning array accessed through non-constant indices on dimension-1 by akokha Participant in High-Level Synthesis (HLS) 10-20-2019 0 4	0	4
End of File in Zedboard by tish Observer in Zynq All Programmable SoC (Archived) 10-20-2019 0 2	0	2
SATA GTP link is unstable by sahar.malmir@gmail.com Newbie in Ethernet 10-20-2019 0 0	0	0
tuser is kept more than one cycle in mipi csi-2 rx subsystem by chunjiew Visitor in Video 10-20-2019 1 9	1	9
ERROR:Place:1018 by baadpie Newbie in Serial Transceivers 10-20-2019 0 0	0	0
FLEXnet Licensing error:-15,570 by jao_indio Visitor in Installation and Licensing 10-20-2019 0 0	0	0
SCUI FPGA by rover3344 Visitor in Xilinx Evaluation Boards 10-20-2019 0 6	0	6
gtp transceiver SPARTAN 6 by ydelican123 Visitor in Serial Transceivers 10-19-2019 0 5	0	5
how to use the standalone *.xci file in the non-project mode ? by ssampath Voyager in Design Entry 10-19-2019 0 2	0	2
GTX/GTH transciever of kintex 7 by mubasheerahmed_12 Participant in Serial Transceivers 10-19-2019 0 3	0	3
10Gb ethernet high bit error rate, IBERT shows no errors by lhohman Visitor in Serial Transceivers 10-19-2019 0 2	0	2
dbg_hub clock constraint fails (connect_debug_port dbg_hub/clk) by arashkm73 Participant in Vivado Debug and Power Estimation Tools 10-19-2019 0 2	0	2
Failed to map accelerator device @44a00000. Aborting by tianfangk Observer in Vitis, SDAccel and SDSoC 10-19-2019 0 3	0	3