We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

DDR3 write latency calibration error

发帖数: 1
注册日期: ‎05-11-2018

DDR3 write latency calibration error

Hi, Sir

     I am using XCKU060 in my project,  and debug  DDR3 with software reset,  found  error  for write latency calibration sometime,  the error message is :

       "Could not find data pattern with the allocated number of taps  Error found on Rank 1, Byte 5."

        This problem was not found ,  Please tell me how to resolve this bug.








Xilinx Employee
发帖数: 265
注册日期: ‎08-21-2007

回复: DDR3 write latency calibration error

Was the calibration failure also found in this stage? Did you try on the lower data rate? Was the problem reproduced on one or several boards?