UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Visitor blackcat
Visitor
323 次查看

DDR3 write latency calibration error

Hi, Sir

     I am using XCKU060 in my project,  and debug  DDR3 with software reset,  found  error  for write latency calibration sometime,  the error message is :

       "Could not find data pattern with the allocated number of taps  Error found on Rank 1, Byte 5."

        This problem was not found ,  Please tell me how to resolve this bug.

 

   Thanks

    Jason 

 

  2018-5-14

      

     

0 项奖励
1 条回复
Xilinx Employee
Xilinx Employee
209 次查看

回复: DDR3 write latency calibration error

Was the calibration failure also found in this stage? Did you try on the lower data rate? Was the problem reproduced on one or several boards?
0 项奖励