UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Visitor youngdd
Visitor
9,894 次查看
注册日期: ‎08-16-2015

ise的IP核中的“加法”,“乘法”与prefix-2 Han-Carlson adder和pipelined multiplier相比有何不同?

请教各位:

ise的IP核中的“加法”,“乘法”与prefix-2 Han-Carlson adder和pipelined multiplier相比有何不同?

我看见某位大神专门写了prefix-2 Han-Carlson adder和pipelined multiplier来做“加法”和“乘法”,但是verilog里面直接“+”和“*”不就可以完成这两种运算吗?ISE中的“+”和“*”到底与 Han-Carlson adder和pipelined multiplier有什么区别呢?值得专门来写一遍这种基本的运算吗?

请不吝赐教,感谢。

 

0 项奖励