UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer saurabhnair
Observer
2,549 Views
Registered: ‎11-12-2013

Number of FPGA pins in XC7Z020

Suppose I want to design a custom board using the Zynq XC7Z020 AP SoC, then how many pins will be available for use as an I/O pin from the PL (FPGA)?

 

Hope my question is understandable.

 

Awaiting all your replies

 

Thanks

 

Saurabh

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
2,544 Views
Registered: ‎07-11-2011

Re: Number of FPGA pins in XC7Z020

Hi,

 

Please refer DS190, Table Device-Package Combinations: Maximum I/Os and GTX Transceivers

http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf

 

 

Hope this helps

 

 

Regards,

Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos