We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎03-19-2014

ACAP and SoC Boot and Configuration - Welcome

Welcome to the ACAP and SoC Boot and Configuration board.   This board is intended to discuss board bring-up, boot and configuration topics for Versal, Zynq UltraScale+ MPSoC, Zynq-7000,  and MicroBlaze based FPGA designs. Topics include secure and non-secure boot flow including programming the boot device (OSPI, QSPI, JTAG, SD/eMMC, NAND, NOR), bootrom, FSBL, PLM, loading of the bitstream, fallback/multi-boot, programming of eFUSEs and BBRAM.     Remember that topics like Petalinux, Embedded System Design, specific IPs have its own boards.


Before you post, please refer to the following steps:

  1. Search in the forum previous discussed topics
  2. Go through Useful Resources for board specific guidelines and useful links
  3. Post your questions
  4. In your description please provide Xilinx device (Zynq, Zynq UltraScale+, etc)
  5. Please list document numbers used in your post

Before you post, please read our Community Forums Guidelines or to get started see our Community Forum Help.

Don’t forget to reply, kudo, and accept as solution.
0 Kudos