cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
438 Views
Registered: ‎11-08-2018

Binary Counter v12.0 verilog file

Hi!

I am trying to use DSP48E2 block to implement a 8 bit counter. 

I came across Binary Counter V12.0 in the IP library. But it looks like the RTL and simulation is only available in VHDL. 

I was wondering if this IP is available in verilog. I am more concerned with simulation aspect as I don't have mixed language simulator. 

 

 

-AK

0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
380 Views
Registered: ‎09-18-2018

Re: Binary Counter v12.0 verilog file

Hi @ami.kum 

The IP is only available in VHDL. Which simulator are you using ? If you have the Vivado simulator,it is a Mixed language simulator and it should work on it.

0 Kudos
Contributor
Contributor
364 Views
Registered: ‎11-08-2018

Re: Binary Counter v12.0 verilog file

I am using ModelSim. I will switch to Vivado Simulator.

Thanks.

0 Kudos
Highlighted
Scholar
Scholar
358 Views
Registered: ‎08-07-2014

Re: Binary Counter v12.0 verilog file

@ami.kum,

I am using ModelSim. I will switch to Vivado Simulator.

It is also possible to do mixed language simu using ModelSim. I suspect you have some Modelsim setting incorrect.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Contributor
Contributor
353 Views
Registered: ‎11-08-2018

Re: Binary Counter v12.0 verilog file

Yes. It requires a mixed language simulation license. I only have license version which support only Verilog.

0 Kudos