UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie djberry55
Newbie
530 Views
Registered: ‎06-04-2018

Black Box Block RAM Allocation

Hello,

 

I am using Simulink HDL coder to generate HDL code that I then use the System Generator Black Box block to synthesize my HDL code.  My Simulink model has several lookup tables and the process I am following seems to place the lookup-table in distributed RAM instead of Block RAM.  I need quite a few lookup tables and if I add too many, I run out of distributed RAM, but would have sufficient BRAM available if they were allocated there.  I am not sure how to ensure my lookup-tables are implemented in BRAM.  Any assistance would be appreciated.

 

 

0 Kudos
1 Reply
Moderator
Moderator
424 Views
Registered: ‎08-01-2007

回复: Black Box Block RAM Allocation

This is really a synthesis question, you might need to add a constraint like “use block ram", check the synthesis user guide.

0 Kudos