We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Participant eengin
Registered: ‎03-16-2014

FIR Filter interleaved order to reduce resources



I have a Half Band filter which I want to apply 3 times to the incoming signal so that if the sampling rate of the input signal was F, the sampling rate of the output signal is expected to be F/8.


A soluion can be cascading three FIR HBF filters. But can I utilize the advanced Interleaved Data Channel Filters feature. In this case suppose I have chosen P4-3 scheme described in PG149 table 3-1. So the input to the filter can be two streams with sampling rates Fs/2, Fs/4 and two streams with sampling rate Fs/8.  


So I choose the first stream (Fs/2) to be my main stream, after this is input to the filter I get another stream with Fs/4 and I input this again to the filter (somehow interleaving it with the first at the input) at the output I get a stream with Fs/8 and again I input this to the filter by interleaving... and so on. And at the end I pick my Fs/16 stream out. So I input a stream with Fs/2 and decimated it 8 times to get Fs/16. (I wil need to fed another Fs/8 stream which I can input all zeros.)


The interleaving can be done in a RAM  I think.


Is this doable? Do I skip anything?



0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎08-01-2008

Re: FIR Filter interleaved order to reduce resources

use Xilinx FIR IP
Thanks and Regards
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos