12-09-2017 04:13 AM - edited 12-09-2017 04:21 AM
I've developed a simple image padder in HLS and imported in system generator/simulink design, attached with this post.In a nutshell,
I have a series of from workspace blocks to drive the hls block control inputs (ap_rst, ap_start ), to drive the data input port of the fifo and the related write enable port.
Once the fifo is filled with all the data, the ap_start is asserted, in order to start the hls block.
Problem arises for an algebraic loop error, which prevents the simulation to start (the error log is attached).
I'm stuck with this error.
Introducing delay elements on the feedback loop somehow helps, but the hls block no longer sees correct inputs at the correct time.
Following the xapp1031 at page 21, I've introduced assert blocks on the feedback path to the fifo, but it doesn't work.
It's the only piece of literature nearest to my situation. Unfortunately, the "to ffo" and "from fifo" are no longer supported in newest system generator releases.
Does anybody have some hint about this issue?
Thanks in advance.
Any help is greatly appreciated.
12-09-2017 07:13 AM
Struggling online, I've found this old #ar:
in the example design they talk about the ap_fifo interface, but in the schematic there's no fifo involved.
Moreover, the feedback "data_in_read" port toward the fifo, is left open.
It seems as if the ap_fifo interface has some issue in system generator.
01-09-2018 01:38 AM
Still searching for answers.
In WP283, at page 16-17, the author cites a block "Convert X_" to solve probably a similar issue to the mine:
but I cannot find the simulink schematic.
01-09-2018 03:54 AM
04-27-2018 01:23 AM
I've found the solution on my own, after a bit of struggling.
Using the almost full flag with a delay on it, instead of the full flag, everything works smoothly.
If I had used the full flag with a delay on it, I would have incurred in the risk of losing a sample instead.