UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor kk909
Visitor
9,779 Views
Registered: ‎12-12-2007

How to get P240 ADC and DAC simulink block?

I am using Virtex 4. The boad came with Memec P160 Analog module.
I had tried to configure my design into FPGA using system generator.
Now I am facing a problem.
As I know gateway in and gateway out does't configure into FPGA.
Gateway in acting as changing double values to fixed point values and vice versa for gateway out.
My input signal is sampled analog signal.
How can I convert into fixed point so that signal can be processed by FPGA? Is it  using  ADC?
And to get the output ?Is it using DAC? And How can I get P240 ADC and DAC simulink block?

Thanks.
0 Kudos
3 Replies
Explorer
Explorer
9,768 Views
Registered: ‎08-14-2007

Re: How to get P240 ADC and DAC simulink block?

Gateways *can* be synthesised - they turn into device pins (there's a tickbox on the properties page to control this, and IIRC you can assign pin numbers)

So you need to have a gateway in for your ADC data bus, and another pin that says when a new sample has arrived, and off you go...

Cheers,
Martin
Martin Thompson
martin.j.thompson@trw.com
http://www.conekt.co.uk/capabilities/electronic-hardware
0 Kudos
Highlighted
Visitor groupeeseo
Visitor
3,304 Views
Registered: ‎02-17-2014

Re: How to get P240 ADC and DAC simulink block?

I have the same problem, in my case if I go to gateways properties the tickbox for DAC (or ADC) do not appear  in the window, how is it possible?

Thanks for your help

gateways.png
0 Kudos
Xilinx Employee
Xilinx Employee
3,288 Views
Registered: ‎08-01-2008

Re: How to get P240 ADC and DAC simulink block?

I think here is simple procedure

1. Generate the HDL for your design in sysgen.
2. Create ADC/DAC interface for your P240 module.
3. instantiate your design in P240 module
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos