UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie john1995
Newbie
611 Views
Registered: ‎05-03-2018

Implement large delays in xilinx system generator

Hello friends, I need to delay a signal by 5ms (0.005 sec). The latency required for my delay block is 0.005/25ns =200000 as my FPGA is clocked at 25ns. I tried cascading delay blocks, but then the netlist file is not generated. Kindly help in an alternative way of implementing long delays ( of 32-bits).
Will be waiting for replies.

Thank you
0 Kudos
2 Replies
Scholar u4223374
Scholar
589 Views
Registered: ‎04-26-2015

Re: Implement large delays in xilinx system generator

What FPGA is this on?

 

In practical terms, a 200,000 cycle 32-bit delay is going to need at least 200 32K block RAMs. In the Artix 7 family, only the largest chip (the 200T) could support this. If there is external RAM then you can potentially use that, but I'm not sure whether you can do it through System Generator.

0 Kudos
Newbie john1995
Newbie
563 Views
Registered: ‎05-03-2018

Re: Implement large delays in xilinx system generator

Hello, Thanx for the reply.

I am using zynq FPGA, it has 16 bit SRL as delay block.

(Zynq xc7z020 -1 clg484)

0 Kudos