cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
4,423 Views
Registered: ‎06-23-2010

Re: Issue using Virterbi Decoder 7.0

I'm also having trouble with this core. I'm not getting any output on any of the pins. Even the RFD pin (which I'm assuming should be high as soon as the model is initialized) is undefined. I attached a screenshot of what I'm doing. Any help would be appreciated.

 

Thanks.

Screen shot 2010-10-20 at 1.51.44 PM.png
0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
4,236 Views
Registered: ‎05-23-2008

Hi

please have a look at the http://www.xilinx.com/support/documentation/ip_documentation/ug745_viterbi_decoder.pdf

 

which is the user guide for the Viterbi. Even though there are not any sysgen design the HDL examples shoould hopefully give you a clue on what your issue may be

 

regards

Mike

0 Kudos
Highlighted
Contributor
Contributor
4,225 Views
Registered: ‎03-20-2008

I had a similar problem with the Reed Solomon cores. You will either need an evaluation license or a full license of the cores in order to use them in SystemGenerator, even in simulation mode.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
4,219 Views
Registered: ‎08-01-2008

 

I would recommend you to create case with Xilinx Tech Support. The issue might be with axis property.

 

 

 

Make sure you have eval or full license for Viterbi. In sysgen library block with green color need license

 

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Visitor
Visitor
4,147 Views
Registered: ‎06-23-2010

It turns out it was a licensing issue. I don't know why the block did not just throw a licensing error. All other green blocks I've tried to use have thrown an error when attempting to use it without the license. Very frustrating. Can any Xilinx employee explain why this block would not throw an error like other blocks? Basically I want to avoid sinking time into this issue with other blocks. How do you tell if the license actually exists and is being recognized properly?

0 Kudos