Some ADC values appear to be missing using the AXI4 stream interface
The chart data represents the sampled data from the AXI4 stream output (xadc IP logic). My ARB is set to 20khz ~ 0 to 1 volt in amplitude. The capture frequency and amplitude are representative of the injected signal. The values that are missing are actually stored in the DMA as '0'. I could understand if the sine wave was distorted horizontally, but shouldn't the m_axis_tvalid hold back the data if it's not ready?
TREADY (not TVALID) can be used by an AXIS slave to hold-back a transfer of data from a master. Many masters, however, contain little or no buffering, so they do not support TREADY back-pressure. (e.g. look at the Rx stream of a Xilinx AXI TEMAC.) As such, if data is not captured by a slave when the master asserts TVALID, the data is gently placed in the bit bucket.