We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor thamil_bala
Registered: ‎05-24-2018

issues in using AXI master_burst in vivado 2018.2

  I am willing to write data directly to DDR from PL without using DMA or CDMA , so that data transmission will be in more user contol. based on some references(mohamad sadri's  "creating custom AXI master interfaces part 3 (lesson7)" video lecture) tries to use axi master burst, but many sub modules(reset module, FIFO module, etc) are missing, also libraries included are in un-referenced mode. where i have to find those missing modules, because i can't able to find any other modules in the "xilinx/vivado/2018.2/data/ip/xilinx/axi_master_burst_v2_0/hdl". I searched in web lot, but I can't able to find any proper references. so please, someone help me to overcome this issue, thanks in advance.


0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎10-04-2016

Re: issues in using AXI master_burst in vivado 2018.2

Hi @thamil_bala,

I am not certain how many of the IPs in that video came from Xilinx or if the speaker created custom IPs. Please note that the video was not produced by a Xilinx employee. 

You can refer the IP Catalog in Vivado to see if the provided Xilinx IPs meet your needs. Otherwise, you might need to contact the instructor in the video to see if he has a design repository he can share with you.



Don’t forget to reply, kudo, and accept as solution.
0 Kudos