We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
I have created an IP that requires a BRAM block for storage. That same BRAM needs to be accessed via AXI, so I make it a dual port BRAM and connect it to a AXI BRAM Controller. The AXI BRAM Controller sets the BRAM block to 64 bit MEM_WIDTH which is fine.
My IP block has a 64 bit wide BRAM_DIN and BRAM_DOUT port, so it would actually fit. The problem: its property CONFIG.MEM_WIDTH gets set to 32 bit by default.
How can I set this property from the VHDL source or from the tcl script, so it will get set correctly when adding the IP block?