cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer
Observer
9,914 Views
Registered: ‎09-07-2009

Warnings which I could not ignore

Hey Guys I need your help :)

 

I got the following warnings

 

 

WARNING:Xst:1710 - FF/Latch <LDV> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_6> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_5> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSR_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HA_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSLDV> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HB_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HB_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HB_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HB_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SC_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SC_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SC_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SC_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SC_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HB_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HC_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HC_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HC_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HC_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HC_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_5> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_6> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HD_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HD_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HD_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HD_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HD_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_9> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_8> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BS_7> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HE_0> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HE_1> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HE_2> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HE_3> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HE_4> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_8> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_9> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_7> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_6> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AE_5> (without init value) has a constant value of 0 in block <serial>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UTF> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <URF> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TBRE> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <URS_2> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <URS_1> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <URS_0> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_7> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_6> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_5> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_4> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_3> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_2> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_1> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <RFC_0> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_7> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_6> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_5> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_4> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_3> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_2> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_1> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <TFC_0> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <UC> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_6> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_5> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_4> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_3> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_2> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_1> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <BR_0> of sequential type is unconnected in block <serial>.

 ------------------------------------------------------------------

 

i am using a XC 5288XL  Here is a abstract of my code

 ------------------------------------------------------------------

 

 

------ UART BAUD RATE DIVIDER-------
UBRD1:process (CK , RSN )
begin
if (RSN  = '1') then
 BR  <= (others =>'0');
 elsif (CK' event and CK ='1') then
  if (BR(6) = '0') then
    BR <= BR +1;
  else BR <= (others =>'0');
  end if;  
end if;
end process;

UBRD2:process (BR(6), RSN)
begin
if (RSN = '1') then 
 UC <= '0';   -- UC ist der Takt der UART
 elsif (BR(6)' event and BR(6)='1') then
   UC <= NOT UC;
end if;
end process;
-------------------------------------

------- UART SERIAL RECEIVER --------
USR1:process (UC, RSN)
begin
if (RSN ='1') then
 RD <= '1';
 URF <='0';
 RFC <= (others => '0');
 URS <= (others => '0');
 
 elsif ( UC' event and UC='1') then
 RD <= SPC_RD;
   
  if (URF ='0' and RD='0') then
   URS <= URS +1;
  else
   URS <= (others => '0');
  end if;
  
  
URF <= ( URS(2) and URS(1) and URS(0)) or (URF and not(RFC(7) and RFC(4)));

  if ( URF ='1') then
   RFC <= RFC +1;
  else
   RFC <= (others => '0');
  end if;
  
end if;
end process;

RSRE <= '1' when (RFC(7) ='0' and RFC(3 downto 0)="1111");
RBRE <= '1' when (RD ='1' and RFC(7)='1' and RFC(3 downto 0)="1111");
-------------------------------------

 

thank's for your help

 

Manu

0 Kudos
11 Replies
Highlighted
Professor
Professor
9,904 Views
Registered: ‎08-14-2007

Re: Warnings which I could not ignore

Where do the input ports come from in this design?  Are CK, RSN, UC etc. defined as

input ports in the top level entity?  If not what drives them?

 

Regards,

Gabor

-- Gabor
0 Kudos
Highlighted
Observer
Observer
9,901 Views
Registered: ‎09-07-2009

Re: Warnings which I could not ignore

Yes they come frome the top Level Module!
0 Kudos
Highlighted
Voyager
Voyager
9,898 Views
Registered: ‎08-30-2007

Re: Warnings which I could not ignore

The synthesizer is tracing through your logic and thinks that there are some constant signals

that cause the logic you've written to not be needed, so it gets trimmed.  Look at the synthesis

report to see if it is warning you about unconnected inputs, etc.  Check  all the warning messages

and you'll probably find your problem.

 

Have you simulated to make sure the design should function?

 

John Providenza

0 Kudos
Highlighted
Observer
Observer
9,896 Views
Registered: ‎09-07-2009

Re: Warnings which I could not ignore

Yes I have simulated it should work:)

 

i know that the synthesis tool thinks that the signals are unused but i don't know why. When I implement the component into the top level module (not as a component) it all works fine. But than the code is realy confusing and i really want to know why it does not work.

 

But thanks for your tipps

 

Manu

0 Kudos
Highlighted
Professor
Professor
9,893 Views
Registered: ‎08-14-2007

Re: Warnings which I could not ignore

Can you post the top-level module?  It sounds like a connection issue.
-- Gabor
0 Kudos
Highlighted
Observer
Observer
9,891 Views
Registered: ‎09-07-2009

Re: Warnings which I could not ignore

here is a abstract of the code I hope that's all you need :-)

 

.----------------------------------------------------------

 

 

entity CL_MUX is
port (


--inputs

AV27,AV26,AV25,AV24,AV23 : in STD_LOGIC; --camera_Link: LVAL-V24,FVAL-V25,CVAL-V26
BV27,BV26,BV25,BV24,BV23 : in STD_LOGIC;
AQ    : in STD_LOGIC_VECTOR (31 downto 0);
BQ    : in STD_LOGIC_VECTOR (31 downto 0);

AF4  : in STD_LOGIC;
AF2  : in STD_LOGIC;
AF0  : in STD_LOGIC; -- empty flag: FIFO A low if output ready
BF4  : in STD_LOGIC;
BF2  : in STD_LOGIC;
BF0  : in STD_LOGIC; -- empty flag: FIFO B low if output ready

CK   : in STD_LOGIC;
ACK   : in STD_LOGIC;
BCK  : in STD_LOGIC;

RSN_PIN  : in STD_LOGIC; --rest

CC   : in STD_LOGIC_VECTOR (4 downto 1);

STC  : in STD_LOGIC;
ASTFG  : in STD_LOGIC;
BSTFG  : in STD_LOGIC;
SPC_RD : in STD_LOGIC;
SPC_INV : in STD_LOGIC;


--outputs

AD31  : inout STD_LOGIC; 
AD   : out STD_LOGIC_VECTOR(30 downto 28);
BD31  : inout STD_LOGIC;
BD   : out STD_LOGIC_VECTOR(30 downto 28);

V  : out STD_LOGIC_VECTOR(27 downto 0); -- COSA 20: VALID RES2..0 RED 7..0 GREEN 7..0 BLUE 7..0

ACC   : out STD_LOGIC_VECTOR(4 downto 1);
BCC   : out STD_LOGIC_VECTOR(4 downto 1);


AMRSN  : out STD_LOGIC;
APRSN  : out STD_LOGIC;
ALDN  : out STD_LOGIC;
AWEN  : out STD_LOGIC;
AREN  : out STD_LOGIC;
AOEN  : out STD_LOGIC;

BMRSN  : out STD_LOGIC;
BPRSN  : out STD_LOGIC;
BLDN  : out STD_LOGIC;
BWEN  : out STD_LOGIC;
BREN  : out STD_LOGIC;
BOEN   : out STD_LOGIC;

ASTC  : out STD_LOGIC;
BSTC  : out STD_LOGIC;
STFG  : out STD_LOGIC;
SPC_TD : out STD_LOGIC;

RED_PIN  : out STD_LOGIC;
YEL_PIN  : out STD_LOGIC;
GREEN_PIN  : out STD_LOGIC;

TA   : out STD_LOGIC_VECTOR(7 downto 0);
TB   : out STD_LOGIC_VECTOR(3 downto 0)
  );


end CL_MUX;

architecture Behavioral of CL_MUX is


signal RSN:STD_LOGIC;
signal ALVAL :STD_LOGIC;
signal ADVAL :STD_LOGIC;
signal ALNS :STD_LOGIC;
signal ALNE :STD_LOGIC;
signal ALVALa :STD_LOGIC;
signal AEQ :STD_LOGIC;
signal ABR :STD_LOGIC; -- A border
signal ABRa :STD_LOGIC;
signal AX : STD_LOGIC_VECTOR (10 downto 0); -- X counter camera A
signal ARE : STD_LOGIC;

signal BLVAL :STD_LOGIC;
signal BDVAL :STD_LOGIC;
signal BLNS :STD_LOGIC;
signal BEQ :STD_LOGIC;
signal BI :STD_LOGIC; -- B image (border left)
signal BBR :STD_LOGIC;
signal BBRa :STD_LOGIC;
signal BX :STD_LOGIC_VECTOR(10 downto 0);  --X counter camera B
signal BRE :STD_LOGIC;

signal SFR :STD_LOGIC;
signal SFRa :STD_LOGIC;
signal SFRb :STD_LOGIC;

signal NSP :STD_LOGIC;


signal AE :STD_LOGIC_VECTOR (9 downto 0); --camera A end  register
signal BS :STD_LOGIC_VECTOR (9 downto 0); --camera B start register
signal SC :STD_LOGIC_VECTOR  (4 downto 0); --serial control register

signal RSLDV :STD_LOGIC; -- reset load value

 

 

component serial
    Port ( CK : in  STD_LOGIC;
     RSN : in STD_LOGIC;
     SPC_RD : in  STD_LOGIC;
      SPC_TD : out  STD_LOGIC;
     SC : out STD_LOGIC_VECTOR (4 downto 0);
     RSLDV: out STD_LOGIC;
     AE :out STD_LOGIC_VECTOR (9 downto 0);
     BS :out STD_LOGIC_VECTOR (9 downto 0));
end component;
begin

-------PINS LOW ACTIV MACHEN-------
RSN <= not RSN_PIN;

------------------------------------
 X1_SER: serial PORT MAP ( CK => CK,
         RSN => RSN,
         SPC_RD => SPC_RD,
         SPC_TD => SPC_TD,
         SC => SC,
         RSLDV => RSLDV,
         AE => AE,
         BS => BS
         );

 

0 Kudos
Highlighted
Voyager
Voyager
9,885 Views
Registered: ‎08-30-2007

Re: Warnings which I could not ignore

Hvae you looked through your synthesis report for all the unused input and output warning messages?

 

John Providenza

0 Kudos
Highlighted
Voyager
Voyager
9,883 Views
Registered: ‎08-30-2007

Re: Warnings which I could not ignore

Let me make a comment on the design style.  You are creating multiple clock domains that can make

timing analysis a nightmare.  Your logic creates BR(6) and UC as new clocks.  How do you plan to

move signals safely in and out of the CK domain (which I assume is your master clock) and guarentee

setup/hold times?  You could easily make this entire serial design use only the CK domain by using a pulse

as an enable when the baud rate generator  hits the terminal count.

 

John Providenza

 

 

0 Kudos
Highlighted
Observer
Observer
9,829 Views
Registered: ‎09-07-2009

Re: Warnings which I could not ignore

Hey jprovidenza,

 

I understand your warning abaout the timing analysis. :)   ...But I don't Understand your proposal for olution. can you give me an example, please.

 

Thx for your help

 

Manu

0 Kudos
Highlighted
Voyager
Voyager
4,581 Views
Registered: ‎08-30-2007

Re: Warnings which I could not ignore

I won't provide the entire answer - you need to study this to learn better design practices.

 

However, here's a sketch of the serial receiver:

 

------- UART SERIAL RECEIVER --------
USR1:process (CK, RSN)
    begin
    if (RSN ='1') then
        RD <= '1';
        URF <='0';
        RFC <= (others => '0');
        URS <= (others => '0');

    elsif ( CK' event and CK='1') then
        if (BAUD_PULSE = '1') then
            RD <= SPC_RD;

            if (URF ='0' and RD='0') then
                URS <= URS +1;
            else
                URS <= (others => '0');
            end if;

            ....
        end if;
    end if;
 

Hope this helps.  Remember - this is to help clean up timing - you still need to figure out

why synthesis is stripping logic.

 

John Providenza

0 Kudos
Highlighted
Observer
Observer
4,575 Views
Registered: ‎09-07-2009

Re: Warnings which I could not ignore

Hey,

 

yes this looks smarter than my solution i will study it to get better in design.

 

I found my logik mistake. The register shift in was wrong. I changed the (6 dowto 0) in ( 7 downto 1) and after a few other bug fixes the programm works.

 

Thanks for your help

 

Manu

0 Kudos