UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor lucabora22
Visitor
9,016 Views
Registered: ‎03-19-2015

Partial reconfiguration using ICAP port on Zynq Device

Hi everybody,

 

I'm working on partial reconfiguration for 7-series Zynq for a thesis' project. I'm trying to partial reconfigure a simple up-down counter instantiated on the PL using the ICAP port. I had instantiated the AXI HWICAP core for this scope, and wrote the software that will run on my application.

The main steps are:

1- initially program the FPGA with the count down version of my counter

2- using QSPI driver load into DDR the partial .bin file with the count up version of my counter ( in interrupt mode)

3- select the icap interface using the dcfg driver enabling the icap path

4- initialize the hwicap device in interrupt mode

5- read back the file from the ddr and send it to the Hwicap core

 

i double checked the contents of the main registers of dcfg and hwicap device and they are correct. Also the configuration file is stored and read correctly. The program runs without error and the hwicap interrupt mode works fine: the handler is called the right number of time and transfer all the words but nothing happen and the PL is not reconfigured. I attach my code.

I use the Vivado 2014.4 and Xilinx SDK 2014.4 tools.

Please Help me!

 

0 Kudos
2 Replies
8,966 Views
Registered: ‎03-27-2014

Re: Partial reconfiguration using ICAP port on Zynq Device

Have you gone through this application note in detail?

http://www.wiki.xilinx.com/XAPP1231+-+Partial+Reconfiguration+of+a+Hardware+Accelerator+with+Vivado+Design+Suite

 

it explains how to synthesize the bitstream properly and there's a program re-flashing the fpga in an embedded linux context at the very end

G.W.,
NIST - Time Frequency metrology
0 Kudos
Xilinx Employee
Xilinx Employee
4,943 Views
Registered: ‎08-01-2008

Re: Partial reconfiguration using ICAP port on Zynq Device

check this similar kind of discussion
https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/Partial-Reconfiguration-problems-with-AXI-HWICAP-for-ZYNQ-7000/td-p/533849
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos