UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor raniaeldeeb
Visitor
4,027 Views
Registered: ‎02-08-2009

multirate clock options on the xilinx token(system generator)

i am designing a multi rate system on the system generator, i want to operate using a single clock and produce different rates using clock enables,, so i chose in the multi rate implementation options of the xilinx token "clock enables", when i took  the generated vhdl file on the xilinx ise and i formed a schematic symbol i found out that there is three clk inputs for the three different rates i used in my system, why is that?? i thought there will be one clk input and 3 clk enables inputs for my 3 rates???

 

 

can anybode suggest what might be the error??? thanks in advance

 

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,021 Views
Registered: ‎08-16-2007

Re: multirate clock options on the xilinx token(system generator)

The machine generated RTL by SysGen can be hard to follow.  Make sure that you are looking a the top-level entity IO "<your_model_name>_cw" declaration and check if there are multiple clocks here.

 

-Chris 

0 Kudos
Highlighted
Newbie agn
Newbie
3,786 Views
Registered: ‎09-01-2009

Re: multirate clock options on the xilinx token(system generator)

I believe I am having the same issue. It would appear that my top level definition is creating both a second clock and an enable signal to do the second clock rate. The relevant part of the cw.vhd file (I think) is below.

 

test_x0: entity work.test

port map (

ce_1 => ce_1_sg_x0,

ce_8 => ce_8_sg_x0,

clk_1 => clk_1_sg_x0,

clk_8 => clk_8_sg_x0,

gateway_in => gateway_in_net,

gateway_in1 => gateway_in1_net,

gateway_out => gateway_out_net

);

 

Cheers,

Andy

0 Kudos