UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

DDS db range

Highlighted
Explorer
Posts: 213
Registered: ‎06-26-2015

DDS db range

i have some question regarding spur free db range for DDS.

 

I set to 60db, when running a single freq, it give me that range, but If I run the test in stream mode and give freq. increment 1khz/clk, the dynamic range is only 30db ish.  any idea?

Moderator
Posts: 5,303
Registered: ‎08-01-2008

Re: DDS db range

Phase dithering or Taylor series correction options provide high dynamic range signals using minimal FPGA resources. Supports SFDR from 18 dB to 150 dB.

The expected Spurious Free Dynamic Range of a rasterized design is 6 dB per bit of the output data field.

In core product guide check Spectral Purity Considerations section

https://www.xilinx.com/support/documentation/ip_documentation/dds_compiler/v6_0/pg141-dds-compiler.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.