UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer dougmiller
Observer
782 Views
Registered: ‎10-12-2017

2017.3 IP Integrator has no address segments for AXI-AMM bridge

I'm generating a block design that includes an Avalon-MM component that I'm connecting to an AXI bus through the AXI-AMM bridge IP. In 2017.2, this worked fine, but in 2017.3, I can no longer associate an address range via either the Address Editor in the GUI, or the corresponding TCL commands. For a simple reproducing test case, observe that 

 

create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_amm_bridge:1.0 axi_amm_bridge_0
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_0]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins axi_amm_bridge_0/S_AXI_LITE]
get_bd_addr_segs

 

Outputs a segment in 2017.2, but nothing in 2017.3. Is there a trick I need to do in order to associate an address range with an Avalon-MM interface?

0 Kudos
1 Reply
Visitor yakk
Visitor
603 Views
Registered: ‎10-31-2017

Re: 2017.3 IP Integrator has no address segments for AXI-AMM bridge

The same problem here, actually 2017.4 has the same problem. I've found some workaround: create a project with the bridge only using previous version of Vivado (I used 2016.4), connect all ports to external interfaces, assign address and use "Tools/Create and Package New IP". Then using current version of Vivado add repository to IP Catalog.

0 Kudos