UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer roddyvann2
Observer
3,951 Views
Registered: ‎01-24-2011

AND2B1L schematic symbol bug

Unless I'm very much mistaken, there's an error with the AND2BIL schematic symbol: both the documentation (e.g. UG624 (v 12.4) p.63) and the underlying HDL code treats input DI as non-inverted and SRI as inverted, but the symbol seems to have them the wrong way round. (I'm using v.12.4 of the Xilinx software.)

Roddy

 

1 Reply
Xilinx Employee
Xilinx Employee
3,925 Views
Registered: ‎07-22-2008

Re: AND2B1L schematic symbol bug

Yes, the symbol looks to be incorrect.

I filed a change Request (602245) for this issue.

As you said, SRI will be treated as the inverted input.

O <= (not SRI) and  DI;

0 Kudos