cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Scholar
Scholar
4,164 Views
Registered: ‎04-27-2010

AXI interconnect width mismatch

I have a Vivado BD and I am getting a few errors like the one shown below

 

[BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.

 

Can I ignore these?

Thanks

0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
4,158 Views
Registered: ‎08-01-2008

Check below link

http://forums.xilinx.com/t5/Embedded-Development-Tools/AXI-ID-Widths-BD-41-235/td-p/531385
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos