UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
79 Views
Registered: ‎01-30-2018

Accessing RTL registers on PL from PS

Jump to solution

Hello,

I have a RTL design in PL in which I want to read/change the content of a certain register using onboard ARM processsor, ie from PS. Is it possible? Is there any documentation regarding this?

Thank you,

Tanmoy

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
70 Views
Registered: ‎04-18-2011

Re: Accessing RTL registers on PL from PS

Jump to solution
I think the best strategy would be to package the RTL up as an IP and connect to it over AXI.
I have moved this from 7-series to design entry. The folks here can talk you through what you need to do.
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
3 Replies
Moderator
Moderator
71 Views
Registered: ‎04-18-2011

Re: Accessing RTL registers on PL from PS

Jump to solution
I think the best strategy would be to package the RTL up as an IP and connect to it over AXI.
I have moved this from 7-series to design entry. The folks here can talk you through what you need to do.
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
68 Views
Registered: ‎01-30-2018

Re: Accessing RTL registers on PL from PS

Jump to solution
Thanks a lot klumsde, I'll try it.
0 Kudos
Moderator
Moderator
48 Views
Registered: ‎04-18-2011

Re: Accessing RTL registers on PL from PS

Jump to solution
My startpoint would be here: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug1119-vivado-creating-packaging-ip-tutorial.pdf

There is a more in depth User Guide here.
http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug1118-vivado-creating-packaging-custom-ip.pdf

Keith
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos