cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
philexqklip
Observer
Observer
1,181 Views
Registered: ‎10-02-2019

ERROR: [Common 17-70]

Jump to solution

When synth_1 and wait_on_run synth_1 was done, vivado reported an error and the implementation phase stopped: 

ERROR: [Common 17-70] Application Exception: Failed to launch run 'impl_1' due to failures in the following run(s): synth_1.

But vivado didn't report specific error in synth_1 phase.

what's the real error?

Thanks!

0 Kudos
1 Solution

Accepted Solutions
hemangd
Moderator
Moderator
1,078 Views
Registered: ‎03-16-2017

@philexqklip 

Share vivado.log with us to evaluate. 

Can you use edif (gate level netlist) or .v (netlist in verilog)  instead of .vm (structured netlist) and add it through add_files and then check you face the crash or not?

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
5 Replies
hemangd
Moderator
Moderator
1,151 Views
Registered: ‎03-16-2017

Hi @philexqklip , 

This is a crash of the tool. 

Kindly share your testcase with tcl script to reproduce it. 

Which Vivado version are you using? 

Also try with GUI mode/project mode and see if you can able to pass synth and impl. 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos
philexqklip
Observer
Observer
1,101 Views
Registered: ‎10-02-2019

the structure of tcl script is:

set  outputDir ****

file mkdir ***

create_project ***

add_files -norecurse ***.vm

add_files ***.v

add_files -fileset ***.xdc

set_property top *** [current_fileset]

launch_runs synth_1

wait_on_run synth_1

launch_runs impl_1 -to_step write_bitstream

wait_on_run impl_1

 

The vivado version is 2018.2

Thanks

 

0 Kudos
hemangd
Moderator
Moderator
1,079 Views
Registered: ‎03-16-2017

@philexqklip 

Share vivado.log with us to evaluate. 

Can you use edif (gate level netlist) or .v (netlist in verilog)  instead of .vm (structured netlist) and add it through add_files and then check you face the crash or not?

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
philexqklip
Observer
Observer
1,055 Views
Registered: ‎10-02-2019

Now using edif file can pass synthesis, but the edif file contains ram black box. How can I add the ram.xci into the edif netlist.

Thanks

0 Kudos
hemangd
Moderator
Moderator
1,041 Views
Registered: ‎03-16-2017

Hi @philexqklip 

Have a look into this thread for @siktap's comment. https://forums.xilinx.com/t5/Implementation/Blackbox-not-found-in-Vivado/td-p/425222

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos